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ABSTRACT 
 
Two-dimensional layered materials (2DLMs) have been widely studied as a 
potential alternative to the complementary metal-oxide semiconducting field-effect 
transistor (CMOS FET) “switch.” The atomically thin body of 2DLMs lends itself to 
improved electrostatic gate control, leading to a suppression of the short channel effects 
which limit the scalability of CMOS devices. While many experiments have examined 
2DLMs as a low power solution for aggressively scaled digital devices, their feasibility 
study for use in high speed radio frequency (RF) devices and circuits is still in its infancy. 
Current technological trends such as the Internet of Things (IoT) and 5G communication 
have increased the demand for novel high speed devices to serve next-generation circuits 
and systems. 
Graphene, as a 2DLM, has garnered significant interest for its use in high speed 
radio frequency (RF) devices and circuits. A carrier mobility greater than 10,000 cm2/Vs, 
ambipolar transport, and excellent thermomechanical stability has afforded graphene cutoff 
frequencies greater than 400 GHz. Multi-transistor integrated circuits, including a fully 
integrated RF receiver have been demonstrated using graphene. However, graphene poses 
a limitation in high speed operation in that the Dirac cone band structure results in a zero 
 viii 
bandgap, leading to semi-metallic transport behavior. As a result, graphene field-effect 
transistors (GFETs) exhibit a low ION/IOFF ratio and non-saturating output behavior. This 
translates to FETs showing reduced power and voltage gains, hindering the realization of 
high performance amplifiers, mixers, and other RF circuit elements. 
Another class of 2DLMs has generated renewed interest for its potential to replace 
silicon as the next-generation CMOS “switch.” Transition metal dichalcogenides (TMDs) 
is a family of 2DLMs with the general chemical formula MX2 (M = metal, X = chalcogen). 
Of the class of TMDs, molybdenum disulfide (MoS2) is of special interest. With its 
thickness-dependent electronic properties, MoS2 has been considered for applications in 
the fields of opto-electronics, flexible electronics, spintronics, and coupled electro-
mechanics. Its single layer direct bandgap of ~1.8 eV allows for high ION/IOFF metal-oxide 
semiconducting FETs. More relevant for RF applications, theoretical studies predict MoS2 
can afford saturation velocities, vsat, greater than 3×10
6 cm/s. While the mobility of MoS2 
is lower than that of graphene, the intrinsic bandgap in MoS2 has shown voltage gains, Av 
= gm/gds, greater than 30. Thus far, most of the studies of graphene and MoS2 have utilized 
crystalline exfoliated layers, which provide a convenient high quality source of material 
for laboratory experiments. However, for industrial scale applications, the mechanical 
cleavage process is not scalable and, thus far, there have been few studies on large area 
chemical vapor deposited (CVD) MoS2 RF FETs. In this dissertation, the initial efforts to 
utilize CVD MoS2 for RF FETs are presented. The RF figures-of-merit transit frequency, 
fT, and maximum frequency of oscillation, fmax, are measured for CVD MoS2. The effects 
of different substrates and superstrates on MoS2 are investigated. In order to improve the 
cutoff frequencies, a combination of channel length scaling and device geometry 
modifications are applied. Simple RF circuits are demonstrated experimentally using CVD 
MoS2 FETs. Additionally larger circuit building blocks are simulated using experimental 
 ix 
data. The goal of this work is to provide a baseline of the RF performance achievable using 
CVD MoS2. Hopefully, this work will motivate future studies directing MoS2 towards 
industrial electronic applications. 
 x 
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 1 
CHAPTER 1: The Effects of Substrates and Superstrates upon Two-
Dimensional Layered Materials 
 
1.1.1 INTRODUCTION 
The effects of the substrate and superstrate upon two-dimensional layered materials 
(2DLMs) can greatly affect both the carrier contact injection and transport through the 
channel material. This is because confinement of charge carriers to a 2D plane amplifies 
the effects of the surrounding environment. Here the various effects of the substrate and 
superstrate upon single layer graphene and molybdenum disulfide (MoS2) are examined, 
which in turn can be extended to general 2DLMs. The initial discovery of single layer 
graphene from the now famous “scotch tape” method served as a precursor for one of the 
most advantageous aspects of 2DLMs [1]. This is the ability to “pick-up” a particular 2D 
layered sheet and transfer it upon a target substrate of choice. This has opened up many 
experimental avenues, such as the stacking of different “flavors” of 2DLMs to examine the 
physics of the interlayer interactions. A highly insulating substrate such as sapphire or 
Al2O3 could serve as an ideal substrate for high frequency operation. Additionally one may 
even transfer 2DLMs upon flexible substrates to unlock the “bendability” of the ultrathin 
layers.  
The results reported in this chapter have been published in: (1) “Poly (methyl methacrylate) as a self-
assembled gate dielectric for graphene field-effect transistors” by A. Sanne, H. C. P. Movva, S. Kang, C. 
McClellan, C. M. Corbet, and S. K. Banerjee in Applied Physics Letters, vol. 104, issue 8, pp. 083106, 
(2014). Contributions: A. Sanne and H. C. P. Movva carried out the device design, fabrication, and electrical 
characterization with contributions from S. Kang, C. McClellan, and C. M. Corbet. S. K. Banerjee supervised 
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Ideal crystallographic graphene has a chemically inert surface without the dangling 
bonds needed for nucleation sites in atomic layer deposition (ALD) steps. As a result 
hexagonal boron nitride (hBN) has been shown to be an excellent encapsulating layer as 
the two materials share the same hexagonal crystal structure. But beyond lattice matching, 
the chemical composition of the encapsulating interface can cause severe carrier fluctuation 
in the graphene layer. This has been shown to be true on graphene on several substrates 
including SiO2, HfO2, Al2O3 and Si3N4 [2]. The most common technique to nucleate the 
graphene surface is to deposit a thin metallic layer, and then allow the ambient environment 
to partially oxidize the surface. However, this has a negative effect on the mobility as it 
increases the long range and short range scattering parameters [3, 4]. The ideal gate 
dielectric for a graphene FET avoids the need for a nucleation layer, is scalable, and does 
not disrupt the charge neutrality point.  
MoS2, similar to graphene, is also highly sensitive to the underlying substrate and 
superstrate. Multi-layer MoS2 back-gated FETs on 50 nm Al2O3 substrates have shown 
back-gated mobilities > 100 cm2/Vs [5], while multilayer MoS2 FETs on 50 nm thick spin-
coated poly(methyl methacrylate) (PMMA) substrates have achieved back-gated mobilities 
> 400 cm2/Vs [6]. Furthermore, the mobility can be engineered by applying an appropriate 
top gate dielectric, such as HfO2, Al2O3, or polymer dielectrics [6, 7, 8]. Applying a high-
k dielectric as either a substrate or superstrate increases the screening of charged impurities 
in the MoS2 layer, which may enhance the mobility [9]. The interfacial-oxygen-vacancy 
mediated doping of MoS2 by high-k dielectrics, in general, leads to improved screening of 
charged impurities, suppression of homopolar phonon scattering, and reduction of the 
effective Schottky barriers at the contacts The substrate may affect FET performance by 
introducing long range or short range charge disorder. It has been shown that the MoS2 
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follows the morphology of the substrate surface, whereby a rough surface may affect long 
range and short range scattering parameters.  
 
1.2 GRAPHENE FETS WITH PMMA AS A GATE DIELECTRIC 
Most graphene field effect transistor (GFET) gate dielectric studies have focused 
on high-k dielectrics such as HfO2 and Al2O3, for reasons similar to those for Si CMOS, 
such as high transconductance. Many of the high-k dielectric deposition processes, for 
instance, by ALD, require a “seed layer” to nucleate the dielectric film due to the intrinsic 
chemical inertness of the graphene surface. Low-k dielectrics are used in conventional Si 
CMOS in the back-end to reduced RC time constants of metal interconnects. 
One common low-k dielectric commonly used in the fabrication process of 2DLMs 
is poly(methyl methacrylate) (PMMA). It is mainly used for lithographic patterning steps 
as a positive mask in electron beam lithography (EBL). Often PMMA residues are retained 
on the surface of 2D materials in the course of the fabrication process. Typically this is 
undesirable it serves as a p-type dopant shifting the graphene Dirac point to more positive 
voltages. Additionally GFETs with PMMA residues suffer mobility reductions. Additional 
annealing steps can be performed to remove these residues, but this increases the overall 
thermal budget of the GETs. An alternative approach to this problem is to retain the PMMA 
residues and exploit them as a low-k self-contained organic gate dielectric for graphene 
field effect-transistors (GFETs). The use of PMMA as a gate dielectric avoids ALD-type 
steps for a low thermal budget process solution. Initial device trials proved that high 
temperature baking steps above the glass transition temperature (~130 ºC) can leave a self-
assembled, thin PMMA film on graphene, where a gate dielectric is created without 
additional atomic layer deposition type steps [10]. 
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Dual-gated GFETs are fabricated as follows. The graphene active region is defined 
by e-beam lithography, and the excess graphene is etched away using O2 plasma. Next, 
metal contacts are defined by a second e-beam lithography step. Nickel is deposited as a 
source/drain contact metal using e-beam evaporation. A pre-liftoff high temperature bake 
is done to ensure that there are PMMA residues. The samples are then soaked in acetone. 
The acetone removes all the PMMA except a thin surface layer on the graphene. Next, 
back-gated electrical measurements of the GFETs are taken. A second, longer PMMA cure 
well above the PMMA glass transition temperature is done to further improve dielectric 
uniformity. The top gate is then defined by e-beam lithography and a Ni gate electrode is 
deposited. Figure 1.1 is an outline of the process flow for a GFET with a PMMA gate 
dielectric. Figures 1.1(a) and 1(b) are atomic force microscope (AFM) images of the GFET 
 
Figure 1.1: (top) Process flow for a dual-gated GFET with a PMMA gate dielectric. The 
substrate is used as the back gate. For 4 point measurements, there are additional Hall 
probes within the contacts. (bottom) AFM and optical microscope images of the 
corresponding device in the process flow. The bottom-left image is an AFM image of a 
typical GFET with a clean surface. The bottom-middle image is an AFM of the GFET 
with PMMA residues prior to top-gate deposition. The PMMA film is approximately 
8nm thick. The bottom-right image is an optical micrograph of a dual-gated GFET with 
a PMMA gate dielectric. The scale bars in all images are 1 µm. 
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channel before and after the PMMA baking step. Figure 1(c) is an optical microscope 
image of the dual-gated GFET. 
Figure 1.2(a) shows a dual-gated GFET channel resistance measured as a function 
of the top-gate voltage (VTG). The electrical measurements were taken using 4-point 
resistance method, with a drain bias of 20 mV. The top-gate is insulated with 8 nm of 
PMMA measured with step height profiles using AFM. The resistance curve is fit using a 
simple GFET mobility model [11], and the estimated mobility is 9600 cm2/Vs. Figure 
1.2(b) is the drain current (Id) as a function of top-gate modulation. Figure 1.2(c) is the 
drain current as a function of the back gate voltage (VBG) at different VTG voltages. Each 
trace shows the ambipolar characteristic of GFETs, with two charge neutrality points. This 
is because the GFETs have a middle channel region that is dual-gated and source-drain 
 
Figure 1.2: (a) Resistance, R, vs. top-gate voltage, VTG, measured in a dual-gated GFET 
with a PMMA dielectric. The curve is fit using a single mobility fit. The mobility of this 
device is 9600 cm2/Vs. (b) Drain current, Id, vs. VTG. (c) Id vs. back gate voltage, VBG, for 
different VTG. (d) VDirac,BG vs. VTG measured from the R vs. VBG traces for different top-
gate biases. 
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access regions that are bottom-gated. The bottom-gated access region exhibits a fixed Dirac 
point at 9.7 V while the top-gate dependent Dirac point shifts with top-gate bias. The VBG 
value at the charge neutrality point (VDirac,BG) has a linear dependence on VTG, as shown in 
Figure 1.2(c). The slope of the VDirac,TG vs. VBG data is the ratio of the back-gate capacitance 
(CBG) to top-gate capacitance (CTG). The bottom dielectric capacitance is measured using 
100 x l00 µm2 metal pads deposited on SiO2 to have a value of 8 nF/µm
2. Using the 
measured CBG/CTG ratio and the measured value of CBG, the value of CTG is calculated for 
each dual-gated GFET. The quantum capacitance does not contribute to the measured CTG 
because the CBG/CTG is determined from the dependence of the charge neutrality point on 
VBG and VTG, where the Fermi energy is zero. The top-gate capacitance is calculated and, 
from it, a PMMA gate dielectric constant k = 3 is extracted, which agrees well with reported 
values. 
In summary, PMMA was found to be a viable low-k organic dielectric for GFETs. 
The PMMA gate dielectric can be formed almost for “free” as a by-product of the e-beam 
lithography process and high temperature bakes through the fabrication process. 
 
1.3  CVD MOS2 SUBSTRATE AND SUPERSTRATE EFFECTS 
A large roadblock to potential graphene-based CMOS devices is the absence of a 
bandgap, due to graphene’s Dirac cone band structure. As a result, other two-dimensional 
(2D) materials such as transition-metal dichalcogenides (TMDs) are being studied. Of the 
TMDs, MoS2 has particularly attracted a lot of attention. MoS2 is a 2D semiconductor with 
a bulk indirect bandgap of 1.3 eV, and a direct bandgap of 1.8 eV for single layers [12, 13, 
14]. Its bandgap allows for high ION/IOFF metal-oxide semiconducting field-effect 
transistors (MOSFETs). Top-gated FETs based on exfoliated monolayer MoS2 flakes on 
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SiO2 have shown room temperature mobilities > 80 cm
2/Vs, with ION/IOFF ratios exceeding 
108 [15]. Multi-layer MoS2 back-gated FETs on 50 nm Al2O3 substrates have shown back-
gated mobilities > 100 cm2/Vs, while multilayer MoS2 FETs on 50 nm thick spin-coated 
PMMA substrates have achieved back-gated mobilities > 400 cm2/Vs [3]. However, 
exfoliated MoS2 flakes are typically small and cannot be scaled to large areas. One 
approach to obtaining large area MoS2 is a chemical vapor deposition (CVD) growth 
process. Large area high quality films are necessary to move from laboratory experiments 
to industrial-scale production. This section examines substrate and superstrate effects on 
CVD MoS2 as the initial step to evaluating MoS2 FETs for digital and analog electronics. 
Top-gated MoS2 FETs were fabricated as follows. Suitable CVD-grown MoS2 
flakes were identified using a combination of optical contrast, Raman spectroscopy, and 
AFM images. Device active regions were defined using e-beam lithography. Excess MoS2 
was etched using Cl2 plasma. Next, metal electrodes were defined with a second e-beam 
lithography step. A stack of silver/gold (20 nm/30 nm Ag/Au) was deposited as a low-work 
function (4.26 eV) source/drain metal electrodes to enhance n-type conduction of the MoS2 
FET. Following a metal liftoff in acetone, ALD was used to deposit a 25 nm thick layer of 
Al2O3 or HfO2 as a top-gate dielectric. The top-gate electrode was then defined using a 
final e-beam lithography step and deposited as a 50 nm stack of Ni/Au. A final metal liftoff 
in acetone completed device fabrication. An optical image of the final device structure used 
for temperature dependence and mobility extraction is shown in the inset of Figure 1.3(b). 
Figure 1.3(a) is the Ids-Vgs transfer characteristics of a CVD MoS2 transistor with a 
top-gate dielectric of Al2O3. For all DC measurements, the device gate length (Lg) is 300 
nm and the widths (W) vary from 10 µm to 25 µm, depending on the size of the CVD MoS2 
domain. The top gate voltage (Vtg) is swept from -7 V to 7 V with the drain voltage (Vds) 
varying from 0.1 V to 2 V. The device exhibits a threshold voltage (Vth) around -4 V, 
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indicating n-type doping of the MoS2, extrinsically during fabrication or intrinsically 
during growth. This is common for both CVD and exfoliated MoS2 devices, intrinsically 
caused by sulfur vacancies in the MoS2 and extrinsically by doping sources such as PMMA 
and acetone. With Al2O3 as the top gate dielectric, the ION/IOFF ratios exceed 10
7 at a Vds of 
2 V with off-state currents less than 10-7 µA/µm. Using the slope of the Ids-Vgs curve in the 
linear region, the field-effect mobility is calculated using 𝜇𝐹𝐸 = [
𝑑𝐼𝑑𝑠
𝑑𝑉𝑔𝑠
] [
𝐿
𝑊𝐶𝑜𝑥𝑉𝑑𝑠
]. 
Operating at a low-field Vds of 100 mV, a maximum mobility of 24 cm
2/Vs is extracted. 
Figure 1.3(b) shows the Ids-Vds output curves. The non-linear concave-up curves indicate a 
 
Figure 1.3: (a) Drain-to-source current, Ids, vs. top-gate voltage, Vtg, for different drain 
voltages, Vds, on an Al2O3 top-gated device. The threshold voltage, Vth, is around -4 V 
indicating n-type doping of the MoS2. The ION/IOFF ratio reaches 10
7 at a Vds of 2 V. (b) 
Drain-to-source current, Ids, vs. drain voltage Vds for different Vtg. The device shows 
negligible currents until a Vtg of -2 V. Inset: Optical image of a top-gated MoS2 FET. (c) 
Drain-to-source current Ids vs. top gate voltage Vtg for different drain voltages Vds on an 
HfO2 top-gated device. Inset: Transconductance gm vs. top gate voltage Vtg. (d) Drain-to-
source current Ids vs. drain voltage Vds for a HfO2 top-gated device. With HfO2 as a gate 
dielectric, current drives are much larger and saturation is improved. The scale bar is 5 
µm. 
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significant Schottky barrier to transport. Figure 1.3(c) is the Ids-Vgs transfer characteristics 
and Figure 1.3(d) is the Ids-Vds output characteristics of a monolayer CVD MoS2 transistor 
with a top gate dielectric of HfO2. The current densities for HfO2 are much larger than that 
of Al2O3, exceeding 55 µA/µm at a Vds of 2 V. As shown in the inset of Figure 1.3(c), the 
devices with a HfO2 gate dielectric on Si3N4 substrates achieve a maximum 
transconductance (gm) of 6 µS/µm at a Vds of 2 V. The low Vds current shows greater 
linearity in HfO2 compared to Al2O3, indicating a lowered Schottky barrier. This can be 
explained as a thinning of the contact Schottky barriers due to interfacial oxygen-vacancy 
mediated charge transfer doping. However, HfO2 significantly degrades the ION/IOFF ratio 
and induces a large negative Vth shift. This doping effect can be further confirmed by using 
HfO2 as both the substrate and superstrate. Figure 1.4 compares the transfer characteristics 
of a SiO2/MoS2/HfO2 FET with a HfO2/MoS2/HfO2 FET. The doping effects are further 
exaggerated in the HfO2-sandwiched device. The Vth is now shifted negative beyond -10 
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V. The additional oxygen-deficient HfO2 layer provides even more surface charge transfer 
doping to further improve current density. The choice between HfO2 and Al2O3 presents a 
tradeoff between Vth shifts and ION/IOFF ratios with current drive and transconductance. 
This tradeoff is further examined and utilized in the context of radio frequency (RF) 
devices in successive chapters. 
1.4 SUMMARY 
In summary, PMMA was found to be a viable low-k organic dielectric for GFETs. 
The PMMA gate dielectric can be formed almost for “free” as a by-product of the e-beam 
lithography process and high temperature bakes through the fabrication process. Measuring 
the inverse top-gate capacitance as the PMMA is scaled down, we measure the dielectric 
constant of PMMA to be around k = 3, which agrees with reported values. The dielectric 
constant is smaller for thinner dielectrics, possibly due to decreased polarization with 
 
Figure 1.4: (a) Drain-to-source current Ids vs. top-gate voltage Vtg for a MoS2 HfO2 top-
gated FET compared with an HfO2-sandwiched FET. The negative Vth shift is 
exacerbated in the sandwiched FET. The additional HfO2 layer provides even more 
surface charge transfer to further improve current densities. 
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increased annealing budgets. The a low gate  leakage current density of less than a pA/µm2 
and high channel mobilities of ~10,000 cm2/V-s can be achieved with this simple, low-k 
organic gate dielectric process. 
Top-gated CVD MoS2 FETs on Si3N4 show comparable electrical performance to 
SiO2 substrates. We achieve a mobility of 24 cm
2/Vs with ION/IOFF ratios exceeding 10
7. 
Using HfO2 as a top gate dielectric, devices achieve current densities of 55 µA/µm and a 
transconductance of 6 µS/µm. Temperature dependence of mobility in MoS2 on Si3N4 
shows a strong suppression of charged impurity scattering and a weaker than expected 
dependence on phonon scattering, suggesting the Si3N4 may play a role in screening remote 
phonons. 
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CHAPTER 2: Top-gated CVD MoS2 FETs Operating at Gigahertz 
Frequencies 
 
2.1  INTRODUCTION 
Using high-k dielectrics and substrate/superstrate engineering exfoliated monolayer 
MoS2 FETs have shown ION/IOFF > 10
8 with mobilities exceeding 80 cm2/Vs [15]. 
Additionally, exfoliated monolayer MoS2 FETs have exhibited current saturation with on-
state current densities of 300 µA/µm, as well as transconductance exceeding 40 µS/µm. 
While the mobility of MoS2 is lower than graphene, the intrinsic bandgap in MoS2 has 
resulted in voltage gain, Av = gm/gds, greater than 30 [16]. Moreover, theoretical 
calculations predict electron saturation velocities greater than 3×106 cm/s [17], which is 
sufficient to afford GHz transit frequencies at sub-micron channel lengths. These properties 
make MoS2 a desirable candidate for RF applications. Initial work on exfoliated monolayer 
MoS2 RF FETs yielded an fT of 2 GHz and fmax of 2.2 GHz at a gate length of 240 nm [14], 
while multilayer flakes have achieved an fT of 42 GHz and fmax of 50 GHz at a gate length 
of 68 nm [16]. 
The results reported in this chapter have been published in: (1) “Radio Frequency Transistors and Circuits 
Based on CVD MoS2” by A. Sanne, R. Ghosh, A. Rai, M. N. Yogeesh, S. H. Shin, A. Sharma, K Jarvis, L 
Mathew, R. Rao, D. Akinwande, and S. K. Banerjee in Nano Letters, vol. 15, no. 8, pp. 5039–5045, 2015. 
Contributions: A. Sanne carried out the device design, fabrication, and electrical characterization. R. Ghosh 
and A. Sharma performed the material growth. A. Sanne and M. N. Yogeesh performed the circuit design 
and measurements. L. Mathew, R. Rao, D. Akinwande, and S. K. Banerjee supervised the work, and all 
authors reviewed and commented on the results and the manuscript. A. Sanne is the corresponding author for 
the publications. 
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A previous study on chemical vapor deposited (CVD) MoS2 presented high frequency 
measurements and achieved an fT of 900 MHz and fmax of 1 GHz at a gate length of 300 
nm [18]. Simulations predict that much higher cutoff frequencies are possible as MoS2 
transistor channel lengths are scaled down to gate lengths of ∼ 15 nm [19]. A wide array 
of both analog and digital electronic circuits based on MoS2 have been demonstrated [20, 
21]. Similar to the initial work done on graphene, most device characterizations using MoS2 
have utilized exfoliated samples. However, in order for MoS2 based devices to move from 
laboratory studies to industrial scale applications, large area growth of high quality material 
is needed. Different methods including liquid exfoliation [22] and direct sulfurization of 
molybdenum thin films [23] have been successfully used to synthesize large MoS2 
monolayers. However, the overall simplicity and the high quality of films obtained using 
the sulfurization of MoO3 has made it the most widely used method of synthesizing 
monolayer MoS2 [24-26]. In this letter, we demonstrate high performance RF FETs based 
on CVD monolayer MoS2 using the sulfurization of MoO3. With operating frequency in 
the GHz range, we are able to realize amplifiers and frequency mixers with fabricated CVD 
MoS2 FETs. 
2.2 CVD MOS2 MATERIAL SYNTHESIS 
Similar to the initial work done on graphene, most device characterizations using 
MoS2 have utilized exfoliated samples. However, in order for MoS2 based devices to move 
from laboratory studies to industrial scale applications, large area growth of high quality 
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material is needed. Different methods including liquid exfoliation and direct sulfurization 
of molybdenum thin films have been successfully used to synthesize large MoS2 
monolayers. However, the overall simplicity and the high quality of films obtained using 
the sulfurization of MoO3 has made it the most widely used method of synthesizing 
monolayer MoS2. As a result we chose the sulfurization of MoO3 for synthesizing the large 
area MoS2 used for all the device results presented here. 
The MoS2 atomic layer films were grown by a standard vapor transfer growth 
process (Figure 2.1) within a quartz tube with an inner diameter of 22 mm and a 
Lindberg/Blue M furnace. The starting materials were MoO3 (15 mg) and sulfur (1 g) 
 
 
 
Figure 2.1: Schematic of the MoS2 growth setup starting from the solid precursors MoO3 
and sulfur. The furnace was single zone, with independent heating sources for the MoO3 
and the sulfur sources. 
 
 
Figure 2.2: (a,b,c) Controlled large-area growth of continuous monolayer MoS2 in the 
mm2 scale. (d) Individual isolated domains with edge lengths > 100 µm. 
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powder that were loaded in separate alumina crucibles and placed inside the tube, with the 
sulfur crucible outside the actual furnace and heated independently using a heating tape. 
The substrates used for this work were surface cleaned 285 nm SiO2 on highly resistive Si 
(> 5000 Ω∙cm). Controlled large area growth was accomplished by using masking and 
target substrates. Both the masking and target substrates used were from the same wafer. 
The polished side of the substrates faced the MoO3 precursor. By controlling the distance 
between individual masking substrates we could control the area of the continuous 
monolayer region.  The procedure for the growth consisted of loading the starting materials 
and substrates, followed by pumping down the tube to base pressure (< 10 mTorr). This 
was followed by purging the tube and the gas lines by flowing in UHP N2 gas at 200 sccm. 
After 4 purging cycles the tube was filled with N2 to 1 atmosphere of pressure. Then the 
temperature of the furnace was raised to 850 °C at a rate of 50 °C/min. When the 
temperature of the tube furnace was at 650 °C, the sulfur was heated to 150 °C (+/- 5 °C) 
and held there at that temperature. The growth continued for 5 min at 850 °C. After the 5 
minutes at 850 °C the heater in the furnace was turned off for cooling without any feedback. 
Heating of the sulfur was cut off once the furnace cooled down to 650 °C. Figure 2.2(a,b,c) 
show optical images of resulting large area growths. Figure 2.2(d) shows a typical 
individual triangular domain with an edge length of 100 µm to be used for device 
fabrication. 
2.2.1  CVD MOS2 MATERIAL CHARACTERIZATION 
 After the CVD MoS2 material growth, it is necessary to evaluate the film quality. 
The film quality plays a large role in the electrical performance of the MoS2 FET. Since 
the chemical vapor deposited MoS2 was grown directly onto the SiO2 surface used for 
device fabrication, we can directly measure the MoS2 material with any additional transfer 
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steps. The advantage of this as compared to transferred films is we avoid any organic 
contaminants gathered during the transfer. As shown in Figure 2.3, thickness and material 
quality of the films were characterized using a combination of Raman spectroscopy, 
photoluminescence spectroscopy (PL), and transmission electron microscopy (TEM). 
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From the Raman spectrum in Figure 2.3(a), the E12g peak is at 383.5 cm
-1 and the A1g peak 
at 403.1 cm-1. This corresponds to a delta (∆) of 19.6 cm-1, which is characteristic of CVD 
grown monolayer MoS2 [27]. The full width at half maximum (FWHM) of the E
1
2g and 
A1g peaks is an indicator of the material quality of the film [28]. From the Raman spectrum, 
 
 
 
Figure 2.3: (a) Raman spectra of CVD MoS2. The E12g peak is at 383.5 cm-1 and the A1g 
at 403.1 cm-1, corresponding to a delta of 19.6 cm-1. (b) Photoluminescence spectra of 
CVD MoS2. There is a peak at 663 nm (1.87 eV) and a smaller peak at 623 nm (1.99 eV) 
corresponding to the A and B excitons. (c) FFT corrected high resolution TEM image of 
monolayer CVD MoS2 with lattice spacing of 0.27 nm. The inset shows the diffraction 
pattern from the same area. (d) Large area MoS2 growth in the mm
2 scale. 
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we measure a FWHM of 4.6 cm-1 for the E12g peak and 5.9 cm
-1 for the A1g peak, which is 
similar to that reported for other CVD grown MoS2 samples [29]. The strong signal 
obtained from the PL spectroscopy in Figure 2.3(b) further confirms the existence of a 
direct band gap that is expected in monolayer MoS2. The strong peak around 663 nm (1.87 
eV) and a much smaller peak around 623 nm (1.99 eV) correspond to the A and B excitons 
and is similar to those observed for exfoliated monolayer MoS2 [30]. Transmission electron 
microscopy (TEM) was used in order to evaluate the crystallinity of the CVD MoS2. Figure 
2.3(c) shows the FFT filtered high resolution TEM image of monolayer MoS2, while the 
inset shows the selected area electron diffraction (SAED) of the same region. The 
hexagonal lattice structure and the lattice spacing of 0.27 nm is as expected from crystalline 
MoS2. Figure 2.3(d) shows mm-scale growth of single layer CVD MoS2 on a SiO2/Si 
substrate. Raman and PL spectroscopy was done using a Witec Alpha 300 micro-Raman 
confocal microscope, with the laser operating at a wavelength of 488 nm. Parameters in 
our mapping were (i) grating (Raman) = 1800 g/mm, (PL) = 600 g/mm; (ii) integration 
time/pixel = 1 s; (iii) resolution = 3 pixels/µm. TEM was done using a JEOL 2010F 
Transmission Electron Microscope. 
 
2.3  TOP-GATED CVD MOS2 RF FETS FABRICATION 
Top-gated CVD MoS2 FETs in the ground-signal-ground (GSG) layout for high-
frequency characterization were fabricated as follows. Monolayer MoS2 domains grown 
on highly resistive Si/SiO2 substrates were identified using a combination of optical 
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contrast, Raman spectroscopy, and atomic force microscopy (AFM). Device active regions 
were defined using electron beam lithography (EBL). Excess MoS2 was etched using Cl2 
 
 
Figure 2.4: (a) Optical image of a CVD MoS2 FET in the ground-signal-ground structure 
(GSG) required for high frequency measurements. The inset shows a zoomed in layout of 
a device with Lg = 250 nm and W = 20 µm. (b) Cross-sectional view of the MoS2 
transistor highlighting the underlap regions used to eliminate parasitic capacitances. The 
SiO2 layer is 285 nm thick and the HfOx is 30 nm thick. (c) 3D cartoon of a GSG MoS2 
FET. 
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plasma. Next, source/drain metal electrodes were defined with EBL. A stack of Ag/Au (20 
nm/30 nm) was deposited as low-work function (4.26 eV) source/drain metal electrodes. It 
has been shown that as-deposited Ag films on MoS2 results in a smooth and dense interface, 
thereby, facilitating electron injection in the MoS2 channel [31]. Atomic layer deposition 
(ALD) was used to deposit a 30 nm thick layer of HfOx with dielectric constant k ~ 18 as 
the top gate dielectric. The subscript “x” for the oxygen content represents the uncertain 
stoichiometry of the ALD hafnium oxide film. The top gate electrode was then defined 
using a final EBL step. The top gate metal fingers were formed with 50 nm of Ni. Figure 
2.4(a) shows an optical image of the final device structure in the GSG configuration. Figure 
2.4(b) shows a cross-sectional schematic of the GSG MoS2 FET. Figure 2.4(c) is a 3D 
cartoon of a GSG MoS2 FET. The gate length (Lg) of all devices was 250 nm, and was 
verified using AFM after device fabrication. Underlap regions of 100 nm were left on either 
side of the gate to prevent parasitic source/drain capacitances. However, these access 
regions add to the overall contact resistance of the device. Measurements presented were 
taken in ambient atmosphere at room temperature in the dark. 
2.4  TOP-GATED CVD MOS2 FETS DC CHARACTERIZATION 
Figure 2.5(a,b) shows the Ids-Vgs transfer characteristics and Ids-Vds output 
characteristics of a monolayer MoS2 FET with a width, W, of 20 µm. The device achieves 
current densities of 200 µA/µm at Vgs = 5 V and Vds = 3.5 V. The threshold voltage (Vth) 
is around -9 V, indicating a highly depleted-mode device due to unintentional n-type 
doping of the MoS2 during growth and fabrication. This is common for both CVD and 
exfoliated MoS2 devices, which in recent studies has been attributed intrinsically to sulfur 
vacancies in the MoS2 and extrinsically to doping resulting from the interfacial O vacancies 
at the MoS2 – HfOx interface. As a result of the oxygen vacancies, the uncompensated 
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hafnium atoms at the MoS2 surface lead to the creation of donor states near the conduction 
band of monolayer MoS2, resulting in n-type charge transfer doping [32, 33].  The Hf:O 
ratio in our ALD HfOx film was estimated to be ~1:1.56 from x-ray photoelectron 
spectroscopy (XPS), thereby confirming the oxygen deficiency. Furthermore, the doping 
of the MoS2 channel upon ALD HfOx encapsulation was confirmed by the red shift and 
peak broadening of the out-of-plane A1g Raman mode of MoS2. It can be surmised that this 
interfacial-oxygen-vacancy mediated doping of MoS2 by the as-deposited ALD HfOx layer 
is primarily responsible for the enhanced performance of our CVD MoS2 FETs [32, 33, 
34]. This n-doping would help reduce the contact resistance due to thinning of the Schottky 
barrier width along the Ag-MoS2 contact regions. Moreover, the increased electron sheet 
density in the MoS2 channel would result in improved screening of the substrate charged 
impurities and softening of the A1g phonon modes of MoS2, even before the application of 
external electrostatic biases. The inset of Figure 2.5(a) shows the gm-Vgs transconductance 
curves for the CVD MoS2 FET. The device achieves a maximum gm of 38 µS/µm at Vgs = 
-4.5 V and Vds = 3.5 V. Using the Ids-Vgs transfer curves at a low-field Vds of 0.01 V and a 
 
 
Figure 2.5: The back gate was grounded in all measurements. (a) Ids-Vgs transfer curves 
of a CVD MoS2 RF FET. The current density exceeds 200 µA/µm at Vgs = 5 V and Vds = 
3.5 V. The inset is the gm-Vgs transconductance curves. The peak gm is 38 µS/µm biased 
at Vgs = -4.5 V and Vds = 3.5 V. (b) Ids-Vds output curves of a CVD MoS2 RF FET. The 
Vds is swept from 0 V to 4 V with different Vtg. The Vtg is swept from -5 V to 5 V in 
steps of 1 V. These curves are used to find the minimum drain conductance gds from 
which the voltage gain Av = gm/gds is determined. 
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TMD FET device model [35], we extract estimates for mobility and contact resistance to 
be µFE = 55 cm
2/Vs and Rc = 2.5 kΩ∙µm. 
2.5  TOP-GATED CVD MOS2 FETS RF CHARACTERIZATION 
The radio frequency performance of CVD MoS2 can be evaluated from the transit 
frequency fT. The frequency at which the current gain (|h21|) is unity (0 dB) is the fT of the  
device. In order to measure the transit frequency, an Agilent Microwave Network Analyzer 
(VNA-E8361C) was used for RF characterization in the range of 100 MHz to 10 GHz. To 
determine the intrinsic frequency performance of CVD MoS2 FETs, standard OPEN and 
SHORT structures were used to de-embed parasitic capacitances and resistances. These 
structures were fabricated in close vicinity to the device-under-test (DUT) on the same 
substrate with identical layouts. The as-measured S-parameters were extracted from a 
monolayer CVD MoS2 device with Lg = 250 nm and W = 20 µm. The short circuit current 
gain |h21| vs. frequency is shown in Figure 2.6(a). Operating at Vgs = -4.5 V and Vds = 3.5 
V corresponding to the maximum gm point, the device extrinsic fT is measured to be 2.8 
GHz. After applying de-embedding parameters, the intrinsic fT reaches 6.7 GHz [36]. The 
device shows good linearity in the log-scale with the expected -20 dB/dec slope. A higher 
fT can be achieved by improving the gm (by shortening the Lg), optimizing the layout to 
reduce parasitic capacitances, and reducing the contact resistance.  
Another figure of merit for high-frequency transistors is the maximum frequency 
of oscillation, fmax. This is the frequency limit at which there is power gain given matched 
input and output impedances. The fmax of a FET depends on the drain conductance gds, 
which in turn depends on the saturation characteristics at the device operating point. The 
maximum available gain (MAG) was obtained from the measured S-parameters and is 
shown in Figure 2.6(b). Operating at the same DC bias point, we measure an extrinsic fmax 
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of 3.6 GHz. Using the same de-embedding procedure, the intrinsic maximum oscillation 
frequency is extracted to be fmax = 5.3 GHz. The fmax can be further improved by operating 
the device in deeper saturation to reduce gds, by using a thicker gate metal to reduce gate 
resistance, and by reducing the access resistance at the contacts. In amplifier design, it is 
important to know the intrinsic voltage gain Av. The intrinsic voltage gain can be extracted 
 
 
 
Figure 2.6: (a) Short circuit current gain |h21| vs. frequency showing an extrinsic fT of 2.8 
GHz and an intrinsic fT of 6.7 GHz. The device shows good linearity with the expected -
20 dB/dec slope. (b) Maximum frequency of oscillation fmax vs. frequency showing an 
extrinsic fmax of 3.6 GHz and an intrinsic fmax of 5.3 GHz. (c) Voltage gain Av expressed 
in Z-parameters as Av = Z21/Z11 vs. frequency. The Av is 6 dB at the minimum frequency 
100 MHz and voltage gain is realized until 3 GHz. 
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from DC measurements as Av = gm/gds. The voltage gain can also be measured as a function 
of frequency by converting the S-parameters to impedance Z-parameters. Figure 2.6(c) 
shows the measured extrinsic and intrinsic voltage gain Av = Z21/Z11. At 100 MHz, the 
extrinsic voltage gain is equal to 6 dB and voltage gain is realized until a frequency of 3 
GHz. 
2.5.1  VELOCITY SATURATION IN CVD MOS2 
 The lateral electric field used for fT measurement is in the high-field limit where 
carrier transport is determined by velocity saturation (vsat). In this limit fT scales inversely 
with channel length, hence, the frequency-length (fT∙Lg) product is a useful metric for 
device performance benchmarking. The device RF measurements correspond to an fT∙Lg 
metric of ~1.68 GHz-µm, which is within the expected range for MoS2. Furthermore, from 
the maximum fT achieved, the carrier saturation velocity vsat can be estimated using the 
high-field expression 𝑣𝑠𝑎𝑡 =
𝐿𝑔
τ
= 2𝜋𝑓𝑇𝐿𝑔, where τ is the carrier transit time [37]. Using 
the device gate length of 250 nm, we extract vsat ≈ 1.1×106 cm/s. This result is within a 
factor of 4 of theoretical estimates of monolayer MoS2 saturation velocities based on DFT 
and Monte Carlo simulations [17, 38]. The effective velocity, veff, is shown in Figure 2.7 
as a function of horizontal electric field (Vds) for the RF MoS2 device. It can be seen that 
the velocity does not change much in this high field regime of Vds > 3.5 V. At these high 
electric fields the carrier velocity in the MoS2 increases beyond the optical phonon energy. 
This increases the probability of carriers to emit an optical phonon, resulting in increased 
optical phonon scattering. The increased optical phonon scattering causes the carrier 
velocity to saturate with increased electric fields. 
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 Further evidence of velocity saturation is evident in the scaling of fT with gate 
length. In conventional non-velocity saturation regime devices 𝑓𝑇 =
𝑔𝑚
2𝜋(𝐶𝑔𝑠)
=
3
4
𝜇𝑛𝑉𝑂𝑉
𝜋𝐿2
.  
Where Cgs is the channel capacitance and can be estimated as 𝐶𝑔𝑠 =
2
3
𝑊𝐿𝑔𝐶𝑜𝑥 in the 
saturation regime. Here it shows the fT increase as the square of the decreasing gate length. 
The gm improves with decreasing Lg while improving the Cgs at the same time, hence the 
square dependence. This served to vastly improve achievable cutoff frequencies with early 
generation scaling. However in modern devices the magnitude of the operating electric 
fields bring saturation velocity into effect and the fT scaling must be reexamined. Looking 
at the drain current in velocity saturation 𝐼𝐷𝑆 ≈
𝜇𝑛𝐶𝑜𝑥𝑊
2
𝐸𝑠𝑎𝑡(𝑉𝐺𝑆 − 𝑉𝑡ℎ) . We differentiate 
this expression with respect to the Vgs to get the transconductance 𝑔𝑚,𝑠𝑎𝑡 =
𝜇𝑛𝐶𝑜𝑥𝑊
2
𝐸𝑠𝑎𝑡. 
Now the expression for fT as a function of Lg is 𝑓𝑇 =
𝑔𝑚,𝑠𝑎𝑡
2𝜋(𝐶𝑔𝑠)
=
3
4
𝜇𝑛𝐸𝑠𝑎𝑡
𝐿𝑔
. Here the fT loses 
its square dependence and is now linearly improves with reducing gate lengths. The fT and 
 
 
Figure 2.7: Effective carrier velocity veff as a function of drain voltage Vds. The veff is 
extracted from the fT measurement at different drain biases. The veff begins to saturate 
beyond a Vds of 3.5 V, indicating the velocity saturation regime. This represents an upper 
limit to the fT achievable. The gate length establishing the channel electrical field is 250 
nm. 
 26 
fmax are measured at different gate lengths for MoS2 RF FETs. Figure 2.8 shows the 
obtained extrinsic fT values from gate lengths of 200 nm to 1 µm as the triangular data 
points. The dashed line represents a fit of the fT data to a 
1
𝐿
 line. The close fit further 
confirms operation in the velocity saturation regime. The fmax-Lg relationship is also shown 
in Figure 2.8 as the square data points. The scaling of fmax does not follow the same 
1
𝐿
 trend 
as fT. This is because individual device parameters such as gate resistance and output 
conductance affect the fmax for any particular gate length. 
 
 
 
 
Figure 2.8: Extrinsic fT and fmax as a function of gate length. The dashed line is a fit of 
the fT-length data to a 
1
𝐿
 line. The close fit indicates the device operates in the velocity 
saturation regime where fT scales inversely with length, as opposed to a square 
dependence in not velocity saturated operation. The fmax does not follow a particular 
trend. 
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2.6  TOP-GATED CVD MOS2 FET CIRCUIT DEMONSTRATION 
High mobility, current saturation, GHz frequency performance (fT and fmax), and 
high voltage gain motivated us to implement analog circuits using our monolayer CVD 
MoS2 FETs. We designed and fabricated a common source (CS) amplifier and an active 
mixer using CVD monolayer MoS2. In order to measure the MoS2 DUT circuit operation, 
a test setup had to be established incorporating the probe station used to contact the 
fabricated devices. Figure 2.9 is a picture of the test equipment used during device and 
circuit measurement. Starting from the left of the image, the PNA (VNA) was used for 2-
port high frequency performance device characterization. The oscilloscope is used to 
measure the circuit output waveforms and is equipped with the 1 MΩ input impedance. 
 
 
Figure 2.9: Test setup showing the various equipment used during circuit and device 
measurement. Starting from the left the PNA (VNA) was used for 2-port high frequency 
performance device characterization. The oscilloscope is used to measure the circuit 
output waveforms and is equipped with the 1 MΩ input impedance. The probe station 
houses the fabricated device. The LO and RF source are two function generators used as 
input signals. And finally the DC supply provides the device bias. 
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The probe station houses the fabricated device. The LO and RF source are two function 
generators used as input signals. And finally the DC supply provides the device bias. Not 
shown are the bias tees which were used to couple the RF and DC signals together. A 
major challenge is establishing the test setup is maintaining uniform connection types 
throughout the various equipment. For example, the oscilloscope and supplies all are 
connected with a triaxial BNC connector, whereas the device is probed with high 
frequency coaxial cables. Converting between these different types of connectors can 
provide frequency limitations, as seen in out experiments. As discussed in the future 
work section, a fully wire-bonded device with on-PCB discrete components serves as an 
ideal measurement setup where the intrinsic device performance can be achieved. 
2.6.1  MOS2 COMMON SOURCE-AMPLIFIER 
A common-source (CS) amplifier is a basic building block for larger analog 
circuit amplifier blocks. The basic idea of a voltage amplifier using a MoS2 FET is to use 
the transconductance of the device to convert variations in the input voltage to a small-
 
 
Figure 2.10: Circuit diagram of the measured CVD MoS2 common source amplifier. The 
input RF signal Vs is applied to the gate while the output RF signal is measured across 
the oscilloscope input impedance of 1 MΩ. The DC signals required to bias the device 
are coupled with the small-signal RF signals using a bias-tee, which is represented by the 
C1,2 and L1,2 combination. 
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signal drain current, which can then be converted back to an output voltage with a 
resistor. The CS stage performs this operation by taking an input voltage into the FET 
gate (Vin) and outputting a voltage at the drain terminal (Vout), hence the source of the 
device is kept at the common mode. Figure 2.10 is a circuit diagram of the measured 
CVD MoS2 CS amplifier. The input RF signal Vs is applied to the gate while the output 
RF signal is measured across the oscilloscope input impedance of 1 MΩ. The DC signals 
required to bias the device are coupled with the small-signal RF signals using a bias-tee, 
which is represented by the C1,2 and L1,2 combination. 
The gain of a CS amplifier can be determined from the small-signal model of the 
FET. The open-circuit voltage gain (low-frequency) of CS stage is –gm(ro||RL), where gm 
is the FET transconductance, ro is the FET output resistance, and RL is the load 
resistance. To find the intrinsic device voltage gain, the RL has to be set large so the 
output resistance dominates the parallel combination. The MoS2 FET is biased at the 
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same maximum transconductance point (Vgs = -4.5, Vds = 3.5). Applying an input sine 
wave at 1.4 MHz we measure a voltage gain (Av = Vout/Vin) of 14 dB (Figure 2.11). As 
mentioned in the previous section, the test setup with BNC to coaxial converters 
introduces a pole in the system, limiting the achievable frequency of operation. With 
perfect RF impedance tuners and noise matching circuits, the maximum achievable 
frequency of operation with at least unity gain is represented by the device fmax. With 
these measurement and circuit modifications introduced we expect operation of MoS2 
low noise amplifiers (LNAs) in the GHz range. The gain and frequency of the CS 
amplifier can be increased by optimizing the layout to reduce parasitic contact resistance 
and by employing a cascode circuit topology to mitigate parasitic capacitance effects. 
2.6.2  MOS2 FET ACTIVE MIXER 
An active mixer takes advantage of the controlled non-linear nature of a device to 
produce various sum and difference harmonics of two input signals. They are commonly 
 
 
Figure 2.11: CS amplifier input and output measured waveforms. Applying an input sine 
signal at 1.4 MHz with a peak-to-peak voltage Vpp = 100 mV, we measure an output 
signal of Vpp = 500 mV. This corresponds to a voltage gain Av = 5 (14 dB). 
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used in superheterodyne receivers and transmitters as downconverting or upconverting 
stages, demodulators, or modulators. Figure 2.12 is a circuit diagram of the measured 
MoS2 active mixer. The RF signal represents a high frequency signal which may be 
downconverted through the introduction of a local oscillator (LO) signal. The LO signal 
may be generated on the same die from a voltage-controlled-oscillator (VCO) and can be 
tuned to a desired frequency. The two signals are power combined and fed to the gate of 
the MoS2 FET. At the output, the sum and difference harmonics of the input signals are 
generated at the gain or loss provided by the active conversion of the FET. Below is a 
simple derivation of the output signal as a function of the input RF and LO signals mixed 
by the FET. The CVD MoS2 FET gate input signal is given by: 
 
𝑣𝑔  = 𝐴𝑟𝑓 𝑐𝑜𝑠(𝜔𝑟𝑓 𝑡) + 𝐴𝑙𝑜 𝑐𝑜𝑠(𝜔𝑙𝑜 𝑡) (4) 
 
 
Figure 2.12: Circuit diagram of the measured CVD MoS2 active mixer. The input RF 
signal is combined with a LO signal using a power combiner, and sent to the gate of the 
FET. The DC signals required to bias the device are coupled with the small-signal RF 
signals using a bias-tee. 
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where 𝐴𝑟𝑓and 𝜔𝑟𝑓 correspond to the amplitude and frequency of the RF input signal. 𝐴𝑙𝑜 
and 𝜔𝑙𝑜 correspond to the amplitude and frequency of the LO input signal. We have 
neglected the gate bias Vg to simplify the small signal analysis. The FET drain current is 
given by: 
𝑖𝑑  = 𝑎1𝑣𝑔 + 𝑎2𝑣𝑔
2 + ℎ𝑖𝑔ℎ𝑒𝑟 𝑜𝑟𝑑𝑒𝑟 𝑡𝑒𝑟𝑚𝑠  (5) 
Substituting Equation 4 in Equation 5 and expanding:  
𝑖𝑑  = 𝑎1(𝐴𝑟𝑓 𝑐𝑜𝑠(𝜔𝑟𝑓 𝑡) + 𝐴𝑙𝑜 𝑐𝑜𝑠(𝜔𝑙𝑜 𝑡)) + 𝑎2(𝐴𝑟𝑓 𝑐𝑜𝑠(𝜔𝑟𝑓 𝑡) + 𝐴𝑙𝑜 𝑐𝑜𝑠(𝜔𝑙𝑜 𝑡))
2
+ ℎ𝑖𝑔ℎ𝑒𝑟 𝑜𝑟𝑑𝑒𝑟 𝑡𝑒𝑟𝑚𝑠 
Expanding Equation 6: 
𝑖𝑑  = 𝑎1𝐴𝑟𝑓 cos(𝜔𝑟𝑓 𝑡) + 𝑎1𝐴𝑙𝑜 cos(𝜔𝑙𝑜 𝑡)) + 𝑎2
𝐴𝑟𝑓
2
2
(1 + cos(2𝜔𝑟𝑓 𝑡))
+ 𝑎2
𝐴𝑙𝑜
2
2
(1 + cos(2𝜔𝑙𝑜 𝑡))
+ 𝐴𝑟𝑓𝐴𝑙𝑜𝑎2 (cos((𝜔𝑟𝑓 − 𝜔𝑙𝑜)𝑡) + 𝐴𝑟𝑓𝐴𝑙𝑜𝑎2(cos(𝜔𝑟𝑓 + 𝜔𝑙𝑜)𝑡)
+ ℎ𝑖𝑔ℎ𝑒𝑟 𝑜𝑟𝑑𝑒𝑟 𝑡𝑒𝑟𝑚𝑠 
The drain current output of the mixer contains various intermodulation products (RF-LO, 
RF+LO, RF, LO, 2RF, 2LO). In Equation 7 the down converted signal is highlighted red 
and the up converted signal is green. Taking the down conversion case, the intermediate 
frequency (IF) is the desired mixer output defined as IF = RF – LO. A mixer is typically 
followed by a band pass filter which isolates the IF signal from the other unwanted 
harmonics. The conversion gain (CG) of the mixer is measured as the IF output power 
divided by the RF input power. From this derivation it can be seen that it is advantageous 
(6) 
(7) 
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that the FET is biased in deep saturation to maximize the non-linearity of the device. Also 
the intrinsic common-source gain the device provides to the mixing operation improves 
the CG, easing the requirements of successive gain stages. 
 In measuring the MoS2 active mixer, we applied a 1.4 MHz RF signal with a 1.1 
MHz (LO) signal. Our mixer measurement suffered the same frequency limitation as the 
CS amplifier due to the BNC to coaxial connector conversions. The drain output of the 
FET was connected to an oscilloscope where an FFT was taken. Figure 2.13(a) shows the 
frequency spectrum of the MoS2 mixer output. It can be seen that the mixer is able to both 
upconvert and downconvert the inputs. Subtracting the gain provided by MoS2 FET, and 
taking the IF and RF signal powers, we measure a conversion gain of about -15 dB 
(conversion loss of 15 dB). With improved layout and impedance tuners, higher conversion 
gain should be accessible. Figure 2.13(b) shows the mixer IF output power as a function of 
 
 
Figure 2.13: (a) Output FFT of a CVD MoS2 mixer showing the input RF and LO 
signals and the expected intermediate frequency (IF = RF – LO) along with all the 
expected harmonics (2RF + LO, 2LO – RF…). The green arrow represents the IF 
conversion gain which after removing the signal gain is about -15 dB. (b) IF output 
power as a function of LO power. The MoS2 mixer shows good linearity 
 34 
LO power. The MoS2 mixer shows good linearity, with a conversion gain between -12 dB 
and -16 dB. These results are promising for CVD MoS2 low power superheterodyne 
mixers, modulators and demodulators, and radio receivers. Furthermore, this mixer is a 
single transistor mixer and further research is warranted to achieve differential amplifiers 
than can enable advanced mixer circuits such as the Gilbert cell topology that is widely 
used in contemporary CMOS circuits. 
2.7  SUMMARY 
In summary, the high frequency performance of top-gated CVD MoS2 FETs was 
examined. First, the CVD-grown mm-scale MoS2 was characterized by Raman and PL 
spectroscopy. The RF FETs were designed in the GSG structure for s-parameter extraction 
at high frequencies. In order to improve the current density of MoS2 FETs, an oxygen-
deficient HfOx layer was employed as a gate dielectric. This served as a source of surface 
charge transfer doping, which induced a large negative Vth shift. The DC characterization 
of a 250 nm gate length device achieved a peak transconductance, gm, of 38 µS/µm, leading 
to a contact resistance corrected mobility, µ, of 55 cm2/Vs. The RF measurements of the 
CVD MoS2 devices used standard OPEN and SHORT de-embedding structures to 
determine the intrinsic material performance. A CVD MoS2 FETs with a Lg of 250 nm 
showed an extrinsic and, after de-embedding, intrinsic transit frequency, fT, of 2.8 and 6.7 
GHz, respectively. The extrinsic and intrinsic maximum oscillation frequencies, fmax, was 
measured to be 2.8 and 5.3 GHz, respectively. The channel length scaling of MoS2 FETs 
revealed a 
1
𝐿
 scaling trend of fT. A plot of vsat with increasing drain bias indicated the MoS2 
FETs operate in the velocity saturation regime, where a vsat of 1.1×10
6
 cm/s was extracted. 
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In addition, using the fabricated CVD MoS2 RF FETs a CS amplifier and an active 
frequency mixer was measured. The CS amplifier showed a gain of 14 dB at an input 
frequency of 1.4 MHz. The MoS2 mixer produced an intermediate frequency, IF, with a 
conversion gain of -15 dB. This chapter provides the initial findings of CVD MoS2 RF 
device performance. The simple CS amplifier and mixer demonstrations provide a proof-
of-concept for more complex high speed electronic circuits. 
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CHAPTER 3: Embedded Gate CVD MoS2 RF FETs 
 
3.1  INTRODUCTION 
The embedded gate transistor has been well established in literature, particularly 
for the most prototypical 2D material, graphene [39, 40]. Graphene RF FETs using 
embedded gate transistors have achieved sub-THz cut-off frequencies [41]. However, the 
Dirac cone band structure of graphene results in a zero bandgap, which limits current 
saturation in graphene devices [42]. The embedded gate structure has been shown to 
significantly improve current saturation in graphene RF FETs, resulting in improved 
voltage and power gain. Embedded gate FETs using CVD MoS2 for digital circuits were 
recently studied, which found increased scalability, with higher yield and uniformity versus 
their top-gated counterparts [43]. Figure 3.1(a) from ref. 43 shows the transfer curves for 
top-gated MoS2 FETs compared to their embedded gate counterparts. There is an 
improvement in ION/IOFF and a positive Vth is achieved in the embedded gate devices. In 
contrast to the previous chapter which showed large negative values for Vth, embedded gate 
CVD MoS2 FETs have positive Vths, showing enhancement mode operation. Enhancement 
mode operation is essential for complex multistage integrated circuits. Figure 3.1(b) shows 
the statistical spread of Vth of a batch of top-gated and embedded gate devices.  
The results reported in this chapter have been published in: (1) “Embedded gate CVD MoS2 microwave 
FETs” by A. Sanne*, S. Park*, R. Ghosh, A. Rai, M. N. Yogeesh, C. Liu, L Mathew, R. Rao, D. Akinwande, 
and S. K. Banerjee in npj 2D Materials and Applications, vol. 1, issue 1 pp. 26–31, 2017. Contributions: A. 
Sanne and S. Park are co-first authors and contributed to this work equally. A. Sanne and S. Park carried out 
the device design, fabrication, and electrical characterization. R. Ghosh and C. Liu performed the material 
growth. A. Sanne and M. N. Yogeesh performed the circuit design and simulations. L. Mathew, R. Rao, D. 
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Akinwande, and S. K. Banerjee supervised the work, and all authors reviewed and commented on the results 
and the manuscript. A. Sanne and S. Park are the corresponding authors for this publication. 
The common theme allowing improved performance among all 2D materials using 
embedded gates is a resist-free channel-dielectric interface with a reduced number of 
fabrication process steps after the transfer of the active material. Motivated by advantages 
described above, in this chapter, we employ the embedded gate structure to advance the 
RF characteristics of CVD MoS2.  
 
3.2  EMBEDDED GATE CVD MOS2 RF FETS FABRICATION 
The fabrication process for the embedded gate transistor begins with patterning two 
embedded gates on a substrate of choice. This is a main difference from the previously 
described top-gated flow. In the embedded case we refer to it as a gate-first process as 
compared with the gate-last process of the top-gated transistor. Figure 3.2 provides a 
graphical comparison of the two differing fabrication flows. Patterning the metal gates first 
 
 
Figure 3.1: (a) Comparison of transfer characteristics of a gate-first and gate-last MoS2 
FET. The left scale is in a log scale while the right scale is linear. (b) Comparison of the 
Vths of a batch of gate-first and gate-last MoS2 devices. The data is fit to a Gaussian 
distribution. This figure is adapted from [43]. 
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has an impact on other fabrication steps within the flow. One example is that the CVD 
MoS2 material must now be transferred upon the target metal gate, as opposed to the direct 
growth for top-gated transistors. The reason for this is the metal gate patterns cannot sustain 
the high growth temperatures required for the growth. Additional fabrication challenges 
are introduced such as considering the vertical height of the gate-first metal. The taller the 
metal gate, or finger, the longer the MoS2 material must “drape” over the gate. This results 
in a longer gate length. One other point to be made relates to the ALD dielectric growth. 
In the gate-last case the ALD dielectric is grown directly onto the CVD MoS2 material. 
This dictates that the oxide interfacing with the MoS2 channel is formed from the initial 
cycles of the ALD. As discussed in the previous section, this results in a large number of 
oxygen vacancies (in the case of oxide dielectrics) which cause unintentional doping and 
large Vth shifts. In the gate-first case, the interfacing oxide is formed from the last cycles 
 
 
Figure 3.2: Comparison of the gate-first and gate-last fabrication process flows, where 
the former is an embedded gate transistor and the latter is a top-gated transistor. Note that 
in the gate-last case, the MoS2 need not be transferred if it can be grown directly on the 
insulating substrate. This figure is adapted from [43]. 
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of the ALD. We can surmise that the last cycles of the ALD are more stable than the initial 
cycles, resulting in a more stoichiometric oxide interface for gate first devices. 
In our study the RF MoS2 transistor fabrication begins with patterning two 
embedded gate fingers on intrinsic Si/SiO2 (> 20k Ω∙cm). Electron beam lithography 
(EBL) and e-beam evaporation were used to define and deposit the embedded gate metal 
stack consisting of 2/23 nm Ti/Au. Horizontal gate lengths were verified to be between 100 
and 500 nm. The shortest total Lg is 150 nm; the sum of the horizontal length (100 nm) and 
the two heights of the sidewalls (50 nm). Atomic layer deposition (ALD) at 200 °C was 
used to deposit 10 nm of Al2O3 as the gate dielectric. Large area CVD MoS2 was then 
transferred by poly(methyl methacrylate)-assisted wet transfer. A via to connect the 
embedded gate fingers with the gate pad was etched with phosphoric acid. The active MoS2 
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channel was etched using Cl2/O2 plasma. A final EBL step patterned source and drain (S/D) 
contacts consisting of 2/70 nm Cr/Au. Figure 3.3(a) is a schematic of the cross-sectional 
view of the embedded gate device structure. As shown, the source and drain contacts do 
not overlap the gate. The underlap region is there to prevent parasitic Cgs and Cgd 
capacitances, but is minimized to reduce source and drain series resistance. Figure 3.3(b) 
shows an optical image of a fabricated CVD MoS2 device array. The inset (bottom-right) 
shows the zoomed-in image of the gate fingers. 
 
 
 
Figure 3.3: (a) A cross-sectional schematic of an embedded gate MoS2 FET. (b) Optical 
image of a CVD MoS2 device array with close-up gate finger layout (bottom-right inset). 
The scale bar for the array (top-left) is 200 µm and the scale bar for the inset (bottom-
right) is 10 µm. 
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As with the material growth in the top-gated FETs, the MoS2 was optically 
characterized in the embedded gate FETs. Figure 3.4 shows the Raman spectra of the as-
grown and transferred MoS2. The slight shift in the in-plane vibrational mode, E2g, 
corresponds to a release of strain that exists in as-grown samples due to the mismatch of 
thermal coefficients between MoS2 and the SiO2 substrate.
14 The result of the same effect 
is also observed in the blue shift in the peak position of the photoluminescence spectra 
(Figure 3.4 inset). 
 
3.3  EMBEDDED GATE CVD MOS2 DC CHARACTERIZATION 
Figure 3.5(a) shows the Ids-Vgs transfer characteristics of an embedded gate MoS2 
FET with a physical gate length, Lg = 150 nm. The embedded gate structure preserves a 
clean MoS2-dielectric interface with less fixed-charge and organic impurities. As a result, 
the threshold voltage, Vth, is positive and close to 0 V, as opposed to many top-gated 
structures, which suffer from uncompensated charge at the surface.5 As shown in Figure 
 
 
Figure 3.4: (a) Raman and photoluminescence (inset) spectra before and after transfer 
confirming the preserved CVD MoS2 quality. The slight shift in the in-plane vibrational 
mode, E2g, and the blue shift in the photoluminescence peak correspond to a release of 
thermal mismatch induced strain. 
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3.5(b), we measure a transconductance, gm, of 70 µS/µm at a Vds = 2.5 V. This is among 
the highest reported gm for MoS2 FETs on exfoliated or CVD grown films, at equivalent 
electric fields. The maximum field-effect mobility, µFE, is 21.2 cm
2/Vs, and after contact 
resistance correction is 81.6 cm2/Vs. In addition to the improved MoS2-dielectric interface, 
the embedded gate structure provides improved gate control over the channel. After 
transfer, the MoS2 wraps conformed to the rectangular gate fingers. The electrostatic 
control is improved over top-gated devices because the electric field flux reaching the 
MoS2 channel is increased at an equivalent gate voltage. As an enhancement mode device, 
we can sufficiently deplete the channel to achieve an ION/IOFF ratio of 10
8. 
Figure 3.5(c) shows the Ids-Vds output characteristics for the same device. The 
device achieves current densities of 120 µA/µm at Vds = 3.5 V. There is clear current 
saturation beyond Vds of 3 V, resulting in a drain conductance, gds, within 5 µS/µm in the 
current saturation region (3 V to 3.5 V of Vds). The sub-linear curves at low Vds indicate a 
significant Schottky barrier. We attribute this to undoped contacts and access regions. Our 
previous top-gated CVD MoS2 RF FETs employed sub-stoichiometric HfO1.56 which 
extrinsically doped the MoS2 contacts and access regions. This n-doping helped reduce the 
contact/access resistance due to thinning of the Schottky barrier width. The difference in 
surface charge transfer doping between oxygen-deficient HfO2-x and stoichiometric 
Al2O3+x has been observed and well quantified in literature. The Al2O3.1 used in this study 
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is oxygen-rich and closer to stoichiometric composition, providing minimal extrinsic 
 
 
Figure 3.5: (a) Transfer curves, Ids-Vgs, for a 150 nm gate length CVD MoS2 device. The 
device shows enhancement mode operation with an ION/IOFF ratio of 10
8 at 100 mV of 
drain bias. (b) Transconductance curves, gm-Vgs, for the same device. The device has a 
peak gm of 70 µS/µm at a Vds of 2.5 V. (c) Output curves, Ids-Vds, for the same device. 
The device has a current density of 120 µA/µm at a Vds of 3.5 V. The device shows 
current saturation beyond a Vds of 3 V. 
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doping. As a result, the extracted contact resistance for the devices in this study is Rc = 3.5 
kΩ∙µm, which is larger than that our sub-stoichiometric HfO1.56 devices. However, using 
a higher bandgap dielectric, alumina, and a carefully deposited uniform gate finger surface 
allows the scaling of dielectric thickness down to 10 nm. In these devices the top MoS2 is 
exposed to ambient, allowing further dielectric/passivation layers or sensor measurements. 
The choice of top dielectric can provide the needed charge transfer to further improve the 
DC and RF characteristics. 
 
3.4  EMBEDDED GATE CVD MOS2 RF FETS RF PERFORMANCE 
Microwave performance was characterized from 0.1-15 GHz using an Agilent two-
port vector network analyzer (VNA-E8361C). To accurately subtract the effects of the 
parasitic capacitances and resistances in the ground-signal-ground (GSG) layout, we 
employed the standard de-embedding method using OPEN and SHORT measurements on 
the same device. Figure 3.6(a) shows the short circuit current gain |h21| versus frequency. 
Operating at Vds = 3.5 V with Lg = 150 nm, we achieve an extrinsic fT of 3.3 GHz and, 
after de-embedding, an intrinsic fT of 20 GHz [44]. The lateral electric field used for the fT 
measurement is in the high-field limit where carrier transport is determined by vsat = 
2π∙fT,int∙Lg, and in our device is 1.88 × 106 cm/s. This is the highest extracted room 
temperature vsat for any MoS2 RF FET, either exfoliated or CVD. A higher fT can be 
achieved by improving the gm (by shortening the Lg), optimizing the layout to reduce 
parasitic capacitances, and reducing the contact resistance.  
Figure 3.6(b) shows the maximum available power gain, fmax, versus frequency. 
Operating at the same DC bias, we measure an extrinsic fmax of 9.8 GHz and an intrinsic 
fmax of 11.4 GHz. This is the highest extrinsic fmax for all MoS2 and the highest intrinsic 
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value for CVD MoS2. We attribute the high fmax to good current saturation, leading to a 
small gds and a large output resistance, ro. Figure 3.6(c) shows the scaling of fT and fmax 
with gate length. The same principles of velocity saturation discussed in chapter 2 in the 
context of top-gated RF FETs applies to the embedded gate RF FETs shown here. In the 
high-field limit, the fT generally scales inversely with length while fmax does not follow any 
trend due to varying individual device gate resistance and output conductance. In RF circuit 
 
 
Figure 3.6: (a) Short circuit current gain, |h21|, versus frequency showing an extrinsic fT 
of 3.3 GHz and an intrinsic fT of 20 GHz. The device shows good linearity with the 
expected −20 dB/dec slope. (b) Maximum available power gain, MAG1/2, versus 
frequency showing an extrinsic fmax of 9.8 GHz and an intrinsic fmax of 11.4 GHz. We 
attribute the high fmax to current saturation-mediated low output conductance, gds. (c) 
Extrinsic fT and fmax as a function of gate lengths from 150 - 550 nm. The dashed line is a 
fit of the fT−Lg data to a 1/L line. (d) Voltage gain, Av, expressed in Z-parameters as Av = 
Z21/Z11 versus frequency. The extrinsic Av gain is unity at 4.6 GHz. After de-embedding 
the unity gain frequency is 19.5 GHz. 
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design, it is important to know the intrinsic voltage gain Av. The general expression for Av 
is gm/gds, but it can also be measured versus frequency with impedance Z-parameters. 
Figure 3.6(d) shows the extrinsic and intrinsic unity voltage gain cutoff frequency as 4.6 
and 19.5 GHz, respectively. The outstanding RF device performance achieved here can be 
attributed to (i) a resist-free MoS2-dielectric interface, (ii) a reduced number of fabrication 
process steps after transfer, compared with a top gate flow, and (iii) current saturation 
leading to a large ro. 
The intrinsic fT is corroborated with the Gummel approach. Gummel’s method 
provides an alternative method to measure the fT using lower frequency values where the 
measured data may be more accurate. Derived from the common-emitter current gain 
Gummel’s method states ℎ21(𝑓) =
ℎ21(𝑓=0)
1+𝑗ℎ21(𝑓)
𝑓
𝑓𝑇
. Taking the imaginary portion of the inverse 
of this functions yields 𝐼𝑚 [
1
ℎ21(𝑓)
] =
𝑓
𝑓𝑇
. From this we can observe that the slope of this 
function is the inverse of the fT. Figure 3.7(a) plots this function for the same intrinsic 
 
 
Figure 3.7: (a) Gummel’s method of extracting fT from the inverse slope of the 𝐼𝑚 [
1
ℎ21(𝑓)
]. 
The inverse slope yields a fT of 20 GHz which agrees with the current gain measurement. 
(b) Mason’s unilateral gain plotted versus frequency. This method yields a fmax of 10.3 
GHz which is close to the MAG/MSG measured fmax. 
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embedded gate FET data in Figure 3.6(a). The slope yields a fT of 20 GHz, showing good 
agreement with the unity current gain value. We can also verify the fmax obtained from the 
MAG/MSG in Figure 3.6(b). Mason’s unilateral gain (MUG, U) is the power gain of a 2-
port network assuming no output-to-input feedback, or S12 = 0, and input and output to 
source and load conjugate matching, respectively. Figure 3.4(b) shows the MUG for the 
same embedded gate FET data in Figure 3.6(b). The frequency where the gain goes to unity 
is the fmax of the device, and from this method is 10.3 GHz, closely agreeing with the value 
obtained from the MAG/MSG. 
Table 3.1 provides a summary of the currently reported MoS2 RF data for both 
exfoliated and CVD devices. The embedded gate work in this section represents the highest 
 
Table 3.1: Comparison of RF MoS2 FETs performance in literature. The saturation 
velocity, vsat, calculated from the intrinsic fT in embedded gate devices is the highest 
reported to date for both exfoliated and CVD MoS2 RF systems. 
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saturation velocity, vsat, taking into account both he measured fT and the operating gate 
length. One exciting result from this table is the ability to retain a large saturation velocity 
even of flexible substrates. This shows promise for using MoS2 in flexible wireless systems 
with a target operating frequency in the lower GHz regime. 
 
3.4.1  EMBEDDED GATE CVD MOS2 FETS DEVICE VARIABILITY 
Variability is an important factor in obtaining high yield with device-to-device 
uniformity on a large-scale RF transistor integration. The sources of variability in the 
fabrication process presented here include intrinsic material non-uniformity, e-beam 
lithography, and local differences in the various device capacitances. Switching to a gas-
based precursor system such as metalorganic chemical vapor deposition (MOCVD) can 
improve the material coverage and uniformity,19 however, further work is needed to 
achieve the same device performance. A fully photolithographic process can help 
mitigate device-to-device feature size variations, which will also allow predictable device 
parasitics. To give some insight into the variability and scalability of our CVD MoS2 RF 
devices, we studied the data from a single wafer device array where fabrication 
conditions were carefully kept uniform to accurately measure variability. Table 3.2 
provides additional device data to give some insight into the reproducibility and 
scalability of CVD MoS2 for RF devices. The devices were patterned on a single wafer 
and additional measures were taken to maintain uniformity among devices. We note that 
our fabrication process begins with 49 initial gate patterns on the bare SiO2 substrate. 
After ALD and CVD MoS2 film transfer, we identify which gate patterns are suitable for 
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device completion, which came to a total of 15 potential devices. The count of device 
data seen below is the acquired functional data of the 15 attempted devices. Note that the 
non-functioning devices are not necessarily due to poor CVD MoS2 sites, but were also 
caused by fabrication failures and electrical failures during biasing. An example of a 
fabrication failure is poor lift-off of the metal while an example of an electrical failure is 
gate breakdown during DC biasing. The maximum current was measured at a Vd of 1 V 
and a Vgs of 2 V. The gm is taken from a Vd of 1 V. The mobility is the raw field-effect 
mobility taken at a Vd of 100 mV. The ION/IOFF ratio is for a Vd of 100 mV. 
 
3.5  EMBEDDED GATE CVD MOS2 FETS CIRCUIT SIMULATIONS 
Given the test measurement limitations experienced in the top-gated circuit 
demonstration, we chose to perform simulations using our measured DC and RF data to 
give some insight into MoS2 circuit operation in more ideal cases. Two types of simulations 
were performed. One method is by using the measured s-parameters in a CAD simulation 
tool such as Advanced Design System (ADS) for high-frequency circuits. The other was 
 
Table 3.2: Device data of an array of fabricated CVD MoS2 RF devices. The maximum 
current was measured at a Vd of 1 V and a Vgs of 2 V. The gm is taken from a Vd of 1 V. 
The mobility is the raw field-effect mobility taken at a Vd of 100 mV. The ION/IOFF ratio 
is for a Vd of 100 mV. 
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using a modified version of the MIT-MVS transistor Verilog-A model (using Cadence) for 
mixed-signal circuit simulation.  
 
3.5.1  CVD MOS2 CASCODE AMPLIFIER CIRCUIT SIMULATION 
Using the as-measured S-parameters, we designed a RF amplifier to demonstrate 
CVD MoS2 as a viable material for a front-end low noise amplifier (LNA). We chose a 
cascode topology to minimize the Miller effect, provide input-output isolation, and 
improve the overall gain-bandwidth product. The amplifier schematic is shown in Figure 
3.8. Figure 4(b) shows the amplifier gain (S21 in dB) and the input match (S11 in dB). We 
see a gain greater than 15 dB operating at 1.2 GHz, attributed to good current saturation. 
Figure 4(c) shows the input-output isolation greater than 20 dB at 1.2 GHz as afforded by 
 
 
Figure 3.8: Circuit schematic for a MoS2 GHz cascode amplifier. An input match 
network is used match to the 50 Ω source impedance. An output match network improves 
gain and bandwidth. The DC bias is not shown but can be provided by inductors 
connected to ground. 
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the cascode topology. The high gain of our front-end amplifier helps with setting the noise 
floor of the RF receiver. An input match network (IMN) is designed for matching the input 
impedance (Zin) to the source impedance, Rs = 50 Ω. With the IMN we see input return 
loss greater than 10 dB. An output match network (OMN) is employed to improve the gain 
over the frequency bandwidth of 1.1 to 1.3 GHz. A standard Chebyshev Nth-order band 
pass filter topology can be modified for the design of the match networks.20 We plan to 
further improve this design to take into account noise parameters for the practical design 
of MoS2-based GHz LNAs. 
 
3.5.2  CVD MOS2 MIXED-SIGNAL CIRCUIT SIMULATION 
 In addition to high frequency simulations using measured s-parameters, a compact 
model for MoS2 FETs was adapted from the MIT-MVS transistor Verilog-A model 
presented if ref 47. This model is advantageous for simulations as it requires only a few 
 
 
Figure 3.9: (a) The input match return loss, S11, and the output gain, S21, versus 
frequency. We see a gain greater than 15 dB at 1.2 GHz with a bandwidth of about 200 
MHz and an input return loss better than 10 dB. (b) Input and output isolation versus 
frequency. The cascode topology allows better than 20 dB of isolation as it mitigates the 
Miller effect. 
(a) (b)
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physical measured values such as gate capacitance, Cox, contact resistance, Rc, and 
mobility, uFE. The model works by estimating the source and drain charge densities using 
self-consistent solutions for channel charge distribution. The model is referred as a virtual 
source as the current is evaluated at the source as 𝐼𝐷 = 𝑊𝑄𝑆𝑣𝑠𝑎𝑡𝐹𝑣𝑠𝑎𝑡 where Fvsat is a 
solution to the drift-diffusion transport equation which governs the transition from the 
linear to saturation region. Once the MoS2 MVS model parameters are established and fit 
well to the experimental transfer and output curves, the FET cell can be used in 
conventional VLSI circuit design tools. The simulations shown here was done using the 
Cadence design suite. Figure 3.10 shows the circuit diagrams and simulated waveforms of 
three commonly used mixed-signal circuits – track and hold circuit (Figure 3.10(a)), full 
wave rectifier (Figure 3.10(b)), and an AM envelope detector (Figure 3.10(c)).  
A track and hold (sample and hold) circuit is used in analog to digital converters as 
the front-end block which samples the input signal and holds it for subsequent data 
processing. The circuit consists of a single FET which serves as a pass-transistor switch to 
sample in the input Vs, and a capacitor, Cload, to hold the sampled value. The MoS2 FET 
gate is controlled by a clock signal Vclk. As shown in the waveform, when Vclk is high the 
signal tracks the input and when Vclk goes low it holds the sampled value across the 
capacitor. There are several design considerations that go into the FET which is used as the 
sampling switch. One non-ideality is sampled charge leakage through the FET source or 
drain reverse-biased junctions. This causes the sampled value to degrade over time causing 
computational errors or limiting its window. A MoS2 monolayer may have advantages over 
Si FETs in this aspect as the ultra-thin body precludes a requirement for a doped source 
and drain contacts. The MoS2-based track and hold circuit shows a thermal noise limited 
SNR of 90.85 dB. 
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Figure 3.10: (a) Track and hold circuit and waveform modeled on a CVD MoS2 RF FET. 
(b) Full wave rectifier circuit and waveform. (c) Envelope detector used for AM 
demodulation. 
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A full wave rectifier is used for AC to DC conversion. It can be coupled with a 
reservoir capacitor to smooth the ripple of the output DC signal. The circuit is composed 
of four diodes connected in a “bridge” configuration. During the positive half-cycle two of 
the diodes conduct in series while the other two are reverse-biased. The opposite occurs 
during the negative half-cycle. 
An AM envelope detector is used in the demodulation of AM radio signals. The 
circuit in its simplest form is a diode-connected FET which charges a capacitor depending 
on the amplitude of the input signal. When in the input signal falls the resistors serves as a 
discharge path for the capacitor. The waveform shows a modulated input signal and an 
attenuated output signal which is the envelope of the input. The output is delayed compared 
to the input governed by the RC time constant of the circuit. The MoS2 envelope detector 
here shows a peak attenuation of 13.8 dB. 
 
3.6  SUMMARY 
The large negative Vth shift in HfO2 top-gated MoS2 devices is undesirable for high 
speed complex multistage circuits. Embedded gate FETs use a gate-first process flow that 
ensures a stoichiometric oxide interface, devoid of organic contaminants, with the MoS2. 
The DC characterization of Al2O3-gated CVD MoS2 FETs show enhancement mode 
operation, with ION/IOFF ratios of 10
8. Furthermore, the clean MoS2-to-oxide interface 
improves the mobility and yields a maximum transconductance, gm, of 70 μS/μm. High 
frequency characterization of a Lg = 150 nm embedded gate CVD MoS2 FET achieved an 
extrinsic and intrinsic transit frequency, fT, of 3.3 and 20 GHz, respectively. The maximum 
oscillation frequency, extrinsic and intrinsic fmax, was measured as 9.8 and 11.4 GHz, 
respectively. The de-embedding was done using the OPEN and SHORT method on the 
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same DUT for accurate parasitic removal. Gate length scaling of embedded gate MoS2 
FETs shows fT to improve as 
1
𝐿𝑔
, consistent with the high-field velocity saturated limit. 
From the high field fT measurement the vsat is extracted as 1.88 × 10
6 cm/s. 
Chapter 2 showed the circuit demonstration of a common-source amplifier and a 
mixer using a CVD MoS2 FET. In order to utilize more complex circuit functions, the 
integration of multiple transistors is required. In order to better understanding the 
performance targets of MoS2 in this context, a CVD MoS2 cascode amplifier, consisting of 
two MoS2 FETs in series, was simulated using the measured s-parameter data. The 
simulation was done using input and output matching networks without any parasitic non-
idealities. The results showed MoS2 cascode capable of gain in the GHz regime, where the 
low return loss and isolation properties are preserved. To briefly examine even more 
complex circuits, a sample and hold circuit, full wave rectifier, and an AM demodulator 
was simulated for CVD MoS2. The simulations were done using a CAD design-compatible 
virtual source Verilog-A compact model with input measured device small-signal 
parameters. The initial results show promise for CVD MoS2 use in analog and mixed-signal 
circuits. 
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CHAPTER 4: CVD MoS2 Cascode 
 
4.1  INTRODUCTION 
In chapter 2, a common-source (CS) amplifier was demonstrated consisting of a 
single MoS2 FET. In chapter 3 the simulation results of simple mixed-signal circuits based 
on CVD MoS2 experimental data was presented. In order to determine MoS2 as a capable 
material to employ in large area integrated-circuits, multi-transistor circuit demonstration 
is required. While multi-transistor integrated MoS2 circuits have been demonstrated for 
digital circuit operation, there has been limited work on analog circuits. A natural circuit 
to attempt in succession to the previously measure CS amplifier is a cascode amplifier. In 
this chapter the design, fabrication, and measurement of a CVD MoS2 cascode amplifier is 
outlined. 
 
4.2  THE CASCODE AMPLIFIER 
The cascode amplifier is a two stage circuit, the first being a CS amplifier, which 
is cascaded with a common-gate stage. Figure 4.1 shows a circuit schematic for a cascode 
amplifier. The input is applied to the gate of the bottom transistor M1 (Q1), often called the 
input transistor. M1 generates a small-signal drain current governed by the input and the 
transconductance of the FET. The upper transistor M2 (Q2), also called the cascode 
transistor, forms a common-gate amplifier with its input as the drain of M1 and its output 
as the overall cascode amplifier output, Vo. This can be viewed as M2 simply routing the 
current from M1 to the output, stipulating the current through the two FETs is the same. M2 
is DC-biased at its gate (Vgs,2) as to maintain itself in saturation. This bias is important as 
if it falls too low it forces the FET into the triode region, reducing the overall gain. 
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There are many advantages to the cascode configuration when employed as a high 
frequency amplifier. The cascode amplifier has a much larger output impedance as 
compared to the CS amplifier. The input impedance seen by M2 is simple the output 
resistance of M1, which is ro1. The common-gate stage scales this impedance up from its 
source to drain by a factor of gm2ro2. This gives an output impedance of 𝑅𝑜𝑢𝑡 ≈  𝑔𝑚𝑟𝑜
2, 
assuming the output resistances of the two FETs are the same. Another way to look at the 
output impedance of the cascode is as a CS stage with a degenerated source resistance of 
ro. A full small-signal output impedance calculation with independent output resistances 
yields 𝑅𝑜𝑢𝑡 = [1 + (𝑔𝑚 + 𝑔𝑚𝑏2)𝑟𝑜2]𝑟𝑜1 + 𝑟𝑜2, where gmb2 is the body bias 
transconductance generator for M2, since its source and body terminals are at different 
voltages. 
Another advantage of the cascode is its inherent shielding property. This proves 
useful at high frequency operation where the Miller effect is mitigated. The Miller effect 
 
 
Figure 4.1: Circuit schematic of a cascode amplifier. The Q1 (M1) FET is the input CS 
stage and Q2 (M2) is the common-gate (CG) stage. 
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generalized occurs when there is an impedance across two nodes which has a voltage gain. 
In this scenario the equivalent input impedance seen across the nodes is multiplied by the 
gain. As it relates to analog circuits, a CS amplifier has its input at the gate of a FET and 
its output taken at its drain. From the small-signal model there is a Cgd capacitance across 
these nodes. The Miller effect creates an effective input “Miller” capacitance equal to the 
FET Cgd multiplied by the gain of CS stage, or 𝐶𝑀 = [1 + 𝑔𝑚𝑟𝑜]𝐶𝑔𝑑. The Miller effect is 
undesirable for high frequency operation as the poles of the system are associated with RC 
time constant at each node. The cascode configuration reduces the Miller capacitance of 
the CS amplifier by reducing the output impedance seen by M1, which is now 
1
𝑔𝑚2
 (ignoring 
channel length modulation and the body bias of M2) instead of ro as in a standalone CS 
stage. As a result the overall gain is reduced, lowering the multiplicative effect on the 
feedback Cgd.  
The benefits of the cascode amplifier can be summarized as following: higher 
input-output isolation, higher output impedance, and a higher gain-bandwidth product. In 
this chapter, the design, fabrication, and measurement of a CVD MoS2 cascode is shown. 
Taking the learnings from the CS amplifier, a cascode transistor is designed in the GSG 
structure. However in moving from one to two transistors, additional challenges are 
encountered. The DC and RF characteristics of a fabricated cascode are measured.  
 
4.3  CVD MoS2 Cascode GSG Design 
In order to characterize the high frequency performance of the cascode amplifier, 
the GSG configuration used for single FET measurements must be adapted. The same 
design principles for the single FET GSG structure apply for the cascode. Namely, the 
same pad landing rules must be maintained and the overall structure must be symmetric. A 
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first pass design was generated using ADS as shown in Figure 4.2. From this image a gds 
file was created. Figure 4.3(a) is an optical image of a fabricated MoS2 cascode based on 
the ADS-generated template. The Vi (Vgs,1) and Vo pads are the cascode input and outputs 
nodes, respectively. The V1 node is the intermediate node contacting the two FETs 
together. The VG2 (Vgs,2) pad is the bias for the cascode transistor. This bias is not 
compatible with the GSG probes but it can be supplied with a separate individual DC probe, 
as it is not in the high frequency path. In this design the FETs are top-gated with the same 
process flow as that used in chapter 2. Figure 4.3(a) shows the two individual FETs far 
apart from each other in physical separation, about 100 µm. This presents a concern in that 
the two MoS2 sheets used for the active FETs were grown far apart from each other. It is 
surmised that two MoS2 sheets grown in a close vicinity to each other should show better 
matched electrical characteristics. If matching is poor and, for example, the Vths of the two 
 
 
Figure 4.2: An ADS-generated schematic of a cascode in the GSG configuration. This 
design served as the basis for the initial MoS2 cascode layout gds. 
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FETs are far apart from each other, the biasing to put both FETs in saturation is challenging. 
Additionally if one FET shows a mobility much less than the other, the lower mobility will 
limit the overall performance. 
 
Figure 4.3: (a) Optical image of a CVD MoS2 cascode circuit in the GSG configuration. 
The large V1 node creates a parasitic capacitance with is modeled in the circuit diagram 
as a lumped capacitor, Cp. (b) Zoomed-in image of the V1 node with circled areas 
indicating metal line-to-line parasitic capacitances. 
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An unforeseen design flaw in this cascode GSG structure is the intermediate node 
V1. This metal trace was widened and composed of a thick metal stack to in an attempt to 
reduce the parasitic resistance between the two FETs. In making these choices the large 
capacitance at this node was ignored. Figure 4.3(a) models this V1 node modeled as a 
lumped parasitic capacitor, Cp, in the cascode circuit diagram. As a result, this cascode 
amplifier achieved a very low fT, about 100 MHz. The high frequency measurements 
yielded a high low frequency gain which rolled off non-linearly. There are two 
contributions to the parasitic capacitance created by the large V1 node. First is the 
capacitance to substrate. This is a function of the areal coverage of the V1 node. The highly 
resistive substrate with the thick substrate oxide helps to reduce this component. The 
second is the metal line-to-line sidewall capacitance. The circled portions of Figure 4.3(b) 
are large capacitors composed of metal trace sidewalls. Here the metal line separation is 
very short which is equivalently a thin oxide in a parallel plate capacitor. Figure 4.4 shows 
a simulation of the short-circuit current gain of a MoS2 cascode. The simulation is 
performed using the previously measured s-parameters of a single MoS2 FET. The three 
curves compare a single FET, a cascode, and a cascode with a parasitic capacitor, Cp, 
connected to the middle node. The cascode with a parasitic capacitor shows a sharp roll 
off. The pole created by the large intermediate node capacitance significantly reduces the 
bandwidth. The low frequency gain is larger for both cascode curves due to the improved 
output impedance. The middle node parasitic capacitance must be reduced to achieve 
higher cutoff frequencies for the cascode. The next section describes a layout redesign to 
reduce the parasitic capacitance 
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4.3.1  CVD MoS2 Cascode GSG Redesign 
The goal of the cascode redesign is to reduce the metal trace and line-to-line 
capacitance area of the V1 intermediate node, while maintaining GSG structure and overall 
symmetry. One observation is the VG2 bias pad in Figure 4.3 need not be placed in the 
center of the two FETs. Figure 4.5(a,b,c) shows the optical images of three cascode design 
variants which significantly reduce the V1 intermediate node footprint. The Figure 4.5(a,b) 
redesign approaches split VG2 into two pads symmetrically about the horizontal axis of 
symmetry. The two pads are electrical connected together so only one probe is needed for 
bias. Here the V1 metal trace is minimized both in area and line-to-line coverage. The only 
difference between the two design variants is that in Figure 4.5(b) the V1 trace is connected 
 
 
Figure 4.4: Short-circuit current gain simulations of a MoS2 cascode high frequency 
behavior using the measured s-parameters of a single MoS2 FET. The red, blue and pink 
curves are the frequency responses for a single FET, a cascode, and a cascode with a 
capacitor tied to the intermediate node. 
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to the center signal lines for both FETs, further reducing its footprint. The overall current 
density capability is the same for both layouts. Figure 4.5(c) rotates the M2 FET by 90º 
eliminating the need for GSG contacts, thus only one gate finger used. This is possible 
because the M2 transistor is not connected to ground. Here the width of M2 must be doubled 
to maintain the same current density as the other designs. In the Figure 4.5(a,b) designs it 
is not possible to probe each transistor individually for characterization. The metal traces 
are too small for the typical 20 µm pitch DC probes. The Figure 4.5(c) design includes a 
minimum sized pad for this purpose. For all three redesigns the separation distance between 
the two FETs has been significantly reduced as compared to the initial layout. This results 
 
  
 
Figure 4.5: (a) Cascode redesign in the GSG structure with the VG2 pad split into 
symmetric pads. (b) Variation to the design in (a) which connects the V1 trace to the 
center signal lines for both FETs, further reducing its footprint. (c) Cascode design 
variation where a single gate finger is used for M2 with double the width. 
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in the two FETs being composed of MoS2 sheets which were grown in close vicinity, 
increasing the likelihood of better matched devices. 
 
4.4  CVD MoS2 Cascode DC Characterization 
Figure 4.6 shows the Ids-Vgs,1 transfer characteristics for a CVD MoS2 cascode. This 
measured cascode data was taken using the Figure 4.5(c) design. The left curves are in the 
log scale while the right curves are in the linear scale. The family of curves represent 
different M2 gate bias points, Vgs,2. This modulates the overall cascode current by changing 
the M2 channel resistance. A sufficiently large drain bias, Vds = 2 V, is applied to allow 
 
 
Figure 4.6: Ids-Vgs,1 transfer curves for a CVD MoS2 cascode. The left curves are in the 
log scale and the right curves are in the linear scale. The different traces are measured at 
different Vgs,2 bias points with a fixed Vds = 2 V. 
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headroom for both FETs to operate in saturation. At large Vgs,2 biases an ION/IOFF ratio of 
108 is observed, inheriting this same benefit of embedded gate FETs. From the linear 
curves, the extrapolated Vths are close to 0 V, further confirming enhancement mode 
operation using embedded gates.  
Figure 4.7(a) shows the Ids-Vds transfer curves for the same cascode. Here the same 
family of curves are sweeps at different M2 biases, Vgs,2. The Vgs,1 bias is set sufficiently 
large to force M1 on at all times. A similar set of curves can be obtained by holding the 
Vgs,2 bias high while sweeping Vds at various Vgs,1 points. The output curves show 
saturating behavior exhibiting the improved output impedance of the cascode. Figure 4.7(b) 
is the same output curves measured for one of the cascode FETs, in this case the upper M2 
FET. Comparing a single FET to the cascode, the current density of the cascode is about 
half at the same drain bias. This is because the Vds is dropped across two FETs applying a 
half Vds to each FET. The separation of the curves at the maximum Vds = 2 V is evenly 
spaced in the single FET while non-linear in the cascode. This is because the cascode FETs 
are not velocity saturated as the individual FETs operate closer to the triode (linear) region. 
The Vds for each cascode FET is half the supply voltage so the channel electric fields are 
half. 
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Figure 4.7: (a) Ids-Vds output curves for a MoS2 cascode circuit. The Vgs,1 bias is held 
constant to maintain M1 in saturation while Vds is swept at various Vgs,2 points. (b) Ids-Vds 
output curves for a single FET within the same cascode circuit. In this case the upper M2 
FET is measured. 
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4.5  CVD MoS2 Cascode RF Characterization 
The DC characterization of CVD MoS2 cascodes shows improved saturating 
characteristics as compared to a single FET. This increased output resistance, ro, should 
improve the fmax of circuit, and in turn, the voltage gain of a cascode amplifier. The 
reduction of the Miller effect increases the cascode’s bandwidth. Since the cascode was 
designed in the GSG configuration, the same high frequency measurement as taken for 
single FETs can be applied for the cascode. The only additional biasing required is the top 
cascode FET gate, which can applied with a DC probe since it is not in the high frequency 
path. The de-embedding of the cascode is not straightforward as the previous OPEN 
structure can only capture the parasitics of one FET. The middle node is floating in this 
scenario and will not be included in the OPEN. As a result additional studies into careful 
de-embedding of multi-FET GSG structures, are required. Here the high frequency 
extrinsic values are shown, which fully include the additional parasitics imposed by the 
cascode layout. 
Figure 4.8(a) shows the h21 current gain vs. frequency for the CVD MoS2 cascode. 
The blue line is a 20 dB/dec line which is used to extrapolate an extrinsic fT of about 1 
GHz. The fT of a cascode is useful in that cascodes are often used in current sources. Figure 
4.8(b) is the MAG vs. frequency for the same cascode. The fmax from this measurement is 
about 6 GHz, although the measurements have a large oscillation, indicating potential 
instability. In this cascode the fmax is six times the fT, showing the increase in output 
resistance boosts the fmax in relation to the fT. The ratio of fmax to fT is larger in the cascode 
(based on embedded gate FETs) than the embedded gate FETs on chapter 3 and top-gated 
FETs of chapter 2. This highlights the advantage of cascading FETs in voltage and power 
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amplifiers. Figure 4.9 shows the cascode fT for different top transistor, Vgs,2 biases. In this 
scenario the top FET is acting as a variable resistor which modulates the overall cascode 
gm. Going from the purple curve to the blue curve the fT increases from about 500 MHz to 
1 GHz, as the top transistor fully turns on. 
 
Figure 4.8: (a) Extrinsic h21 current gain vs. frequency for a CVD MoS2 cascode. The 
transit frequency, fT, is about 1 GHz. (b) Extrinsic maximum available gain, MAG, vs. 
frequency. The fmax is about 6 GHz. The blue lines are 20 dB/dec slopes. 
fT = 1 GHz fmax = 6 GHz
 
Figure 4.9: A CVD MoS2 cascode extrinsic h21 current gain vs. frequency at different top 
FET gate biases, Vgs,2. The fT increases from about 500 MHz to 1 GHz as Vgs,2 is 
increased from the purple to blue curve. 
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4.6  Summary 
The motivation for making an embedded gate cascode circuit using CVD MoS2 is 
to demonstrate the functionality of multiple integrated FETs. The simplest extension of the 
CVD MoS2 common-source amplifier measured in chapter 2 is to put two FETs in series, 
creating a two-stage amplifier (cascode) commonly used in voltage and power amplifiers, 
and current sources. In order to perform high frequency measurements of the cascode, the 
layout was conformed to the GSG configuration. The initial design for the GSG cascode 
suffered from a large parasitic capacitance at the intermediate node between the two FETs. 
This caused a large roll off in gain, leading to a very low fT in the MHz regime. To mitigate 
this parasitic capacitance, the cascode was redesigned with a minimal intermediate node 
metal area and sidewall length. 
The DC characterization showed enhancement mode operation with an ION/IOFF of 
108, retaining the benefits of the embedded gate structure and gate-first process flow. The 
output curves showed that the cascode shows improved saturation, hence larger output 
resistance, compared with a single FET. The RF characterization of the redesigned CVD 
MoS2 cascode yielded an extrinsic fT and fmax of 1 and 6 GHz, respectively. The cascode 
fmax-to-fT ratio is improved over the top-gated and single embedded gate due to the 
increased output resistance. 
As shown with the common-source amplifier measurement in chapter 2, future 
development work for the CVD MoS2 cascode includes performing a voltage amplifier 
measurement to observe the expected increase in the gain bandwidth product. The cascode 
simulations in chapter 3 included input and output matching networks for maximum power 
transfer. This can be experimentally included with integrated passives or wirebonding the 
MoS2 cascode onto a designed PCB. 
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CHAPTER 5: CVD MoS2 Dual-gated FETs 
 
5.1  INTRODUCTION 
Chapter 2 discussed CVD MoS2 top-gated FETs and chapter 3 covered embedded 
gate FETs, highlighting the differences between the respective gate-last and gate-first 
devices. The major takeaway from this comparison is the observed difference in the 
interfacial doping effect of oxygen sub-stoichiometric oxide with MoS2. The gate-first flow 
mitigates this effect by forming the MoS2 interface with the last cycles of the ALD oxide 
process, which forms a much more stoichiometric interface.  This resulted in the desirable 
positive Vth, for enhancement mode devices. Additionally, with embedded gates, the MoS2-
oxide interface has less organic contaminants and superior electrostatic gate control, 
leading to an improved mobility and ION/IOFF. The disadvantage shown with the absence of 
the strong doping effect is a reduced current density, which is crucial in circuits driving 
large loads. One observation made in the embedded gate devices was that the top MoS2 
was exposed to ambient, allowing the application further passivation layers. More 
specifically, an oxygen deficient dielectric such as that used in the top-gated FETs may be 
applied to recover the lost current drive in the embedded gate FETs. Finally, the top 
dielectric can be independently or jointly gated with the embedded gate, creating a local 
dual-gated FET. A dual-gated FET is the next step towards a gate-all-around structure 
which maximizes the gate control of the MoS2. An improved gating scheme is beneficial 
in suppressing short channel effects and improving the subthreshold slope of devices. This 
chapter discusses the design, fabrication, and electrical characterization of CVD MoS2 
dual-gated FETs. 
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5.2  DUAL-GATED MOS2 RF FET FABRICATION 
The derivation of the dual-gated FET fabrication flow is simplified in that it is 
combining the process flows of the previously outlined top-gated FET with the embedded 
gate FET. In other words, the fabrication of a dual-gated FET is an extension of the gate-
first process flow, with an additional dielectric deposition and gate patterning/deposition 
[48]. It is possible to create separate contacts for each gate for independent biasing. The 
approach taken here is to electrically connect the two gates with a via. This dictates the two 
gates to be at the same applied voltage. Each gate contributes a different capacitance 
according to its dielectric layer thickness and composition. The minimum feature size 150 
nm was kept for gate lengths, Lg, and the width, W, was maintained at 10 µm for convenient 
comparison with previous results.  
Chapter one compared Al2O3 and HfO2 dielectrics as a gate oxide for CVD MoS2. 
The conclusion was that HfO2 induces a much stronger doping effect, which improved 
current density and reduced contact resistance, at the cost of a large negative Vth shift and 
a few orders of ION/IOFF reduction [49]. The Al2O3 dielectric did the opposite, however, its 
larger band gap allowed scaling its thickness down while maintaining low leakage currents. 
An ideal device takes advantage of both of these properties. With this goal in mind, the 
dual-gated FET was fabricated with an Al2O3 bottom dielectric and a HfO2 top-dielectric. 
The dielectric thicknesses were set to match each gate oxide capacitance, such that each 
gate contributes equal current control capability. Figure 5.1 is a cross-sectional diagram of 
a MoS2 dual-gated FET. The “eG” and “tG” labels are the embedded and top gates 
respectively. The thin light green layer is single layer CVD MoS2 which is sandwiched by 
two gate dielectrics. Similar to the chapter 2 devices, a small top-gate underlap region was 
included to reduce its Cgd and Cgs overlap parasitic capacitance for RF consideration. 
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5.3  DUAL-GATED MOS2 FET DC CHARACTERIZATION 
The DC characterization highlights the advantages of the dual-gated configuration 
of MoS2 FETs. Figure 5.2(a,b) shows the Ids-Vgs transfer curves for two different MoS2 
dual-gated FETs. The red curves are for the embedded Al2O3-gated FETs without any 
additional top dielectric. The blue curve is the measurement immediately after the top 
dielectric HfO2 ALD layer deposition. The black curve is the final dual-gated FET 
measurement. The red embedded gate FETs show enhancement mode operation with an 
ION/IOFF of 10
7 (shown with the orange dashed arrow). After depositing sub-stoichiometric 
HfO2 on the exposed top MoS2, the devices incur a large negative Vth shift of about -3 V, 
as shown by the purple dashed arrow. The current measured at the maximum Vgs voltage 
point is improved by about an order of magnitude, increasing the ION/IOFF to about 10
8, as 
indicated by the green dashed arrow. The black curve is dual-gated transfer curve, which 
is shifted back to the original Vth while maintaining the increased drive current. For the 
dual-gated measurement the Vgs voltage is applied to both gates at the same magnitude. 
 
 
Figure 5.1: Cross-section of a dual-gated MoS2 FET. The “eG” and “tG” labels are the 
embedded and top gates respectively. The bottom dielectric is Al2O3 and the top is HfO2. 
The thin green layer is the single layer CVD MoS2. 
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The dual-gated FET improves the overall current density, ION/IOFF, and 
subthreshold slope compared with the original embedded gate FET, all while maintaining 
the same Vth. The doped curve indicates a depleted mode device, which may implemented 
as is if desired. Additionally a more stoichiometric top dielectric layer such as Al2O3 may 
be used, which may sacrifice current density at the benefit of even further improve gate 
control. This highlights the flexibility of the dual-gated configuration. 
Figure 5.3 is the transconductance, gm, curves for an embedded gate FET, 
embedded gate FET with a top dielectric, and the final dual-gated FET. The maximum gm 
point follows the Vth shifts. The dual-gated maximum gm is three times the original 
embedded gate FET. This is promising for using dual-gated FETs for RF devices where 
the fT is proportional to gm. 
 
 
 
Figure 5.2: (a,b) Transfer curves, Ids-Vgs, for two different dual-gated CVD MoS2 FETs. 
The three curves compare embedded gate FETs (red), embedded gate FETs with a top 
dielectric (blue), and the final dual-gated FET (black). The purple horizontal arrow 
represents the Vth shift after the top dielectric HfO2 doping. The orange and green vertical 
arrows show the ION/IOFF improvement due to increased current drive. 
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5.3.1  DIBL IN CVD MOS2 FETS 
Figure 5.3(a) show the dual-gate transfer curves at different drain biases, Vds, while 
Figure 5.3(b) is the same embedded gate transfer curves as Figure 3.5(a). This figure 
compares the drain-induced barrier lowering (DIBL) present in the two devices. DIBL is a 
short channel effect where the drain bias affects the height of the source-to-channel barrier. 
The amount of DIBL present is determined by a fight between the gate-to-source and drain-
to-source electrostatics. Short channel FETs may suffer from DIBL which manifests itself  
as a voltage shift in the subthreshold slope at different drain biases. The DIBL can be 
measured as 
∆𝑉𝑡ℎ
∆𝑉𝑑𝑠
 where a lower number indicates a suppressed effect. The dual-gated FETs 
should show a reduced DIBL due to the improved gate electrostatics. The Figure 5.3(a,b) 
comparison shows a dual-gated DIBL of 0.2 compared with an embedded gate value of 
about 0.3 when moving from a Vds of 100 mV to 1 V. This represents a 33% improvement 
with the additional top-gate. 
 
 
Figure 5.3: Transconductance, gm, vs. gate voltage, Vgs, curves for a dual-gated CVD 
MoS2 FET. The three curves compare an embedded gate FET (red), embedded gate FET 
with a top dielectric (blue), and the final dual-gated FET (black). 
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5.4  Prospects of Dual-gated MoS2 RF FETs 
The DC characterization is promising for RF FETs in the improvement of gm after 
dual gating. The expected RF performance requires a closer examination. The basic 
equation for fT when operating in saturation is 𝑓𝑇 =
g𝑚
2𝜋𝐶𝑔𝑠
 where Cgs is the channel 
capacitance in saturation, 𝐶𝑔𝑠 =
2
3
𝑊𝐿𝐶𝑜𝑥. From the dual-gated configuration the Cox 
doubles, assuming the same area for both gates. The gm must at least double to expect the 
same fT. Figure 5.3 showed a three times improvement in gm which overcomes the 
accompanied Cox increase. This dual gate design included underlap regions for the top gate. 
While this eliminates the direct overlap Cgs and Cgd, there are additional fringing 
components which contribute to the high frequency capacitance. The overall effect of fT in 
a dual-gated MoS2 FET warrants further study. 
 
 
 
Figure 5.2: (a) Transfer curves for a dual-gated CVD MoS2 FET at different drain biases 
Vds. (b) Transfer curves for an embedded gate FET. This is the same as Figure 3.5(a). 
The two plots compare the degree of DIBL which is 0.2 in (a) and 0.3 in (b), when 
moving from a Vds of 100 mV to 1 V. 
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5.5  SUMMARY 
Chapter 2 showed the results of high performance HfO2 top-gated CVD MoS2 
FETs. These depletion mode FETs suffered from a large negative Vth shift due to the 
oxygen-deficient HfO2 oxide interface, as well as organic contaminants on the MoS2 
surface. To mitigate this Vth shift, embedded gate FETs were studied in chapter 3. 
Embedded gate FETs took advantage of the gate-first process flow where the last cycles of 
ALD-grown Al2O3 oxide provide a stoichiometric and organic impurity-free interface upon 
which MoS2 was transferred. These embedded gate FETs showed enhancement mode 
operation with improved ION/IOFF and lower current densities as compared to their top-
gated counterparts. The top MoS2 was exposed to ambient in these devices, allowing for 
further passivation layers. In this chapter, a top HfO2 oxygen-deficient top dielectric layer 
was applied to the embedded gate FET to improve the current densities. This induced an 
undesirable large negative Vth shift consistent with chapter 2’s results. A top-gate was 
added to the device to help modulate the doping effect of the top dielectric. This created a 
CVD MoS2 dual-gated FET which recovered the Vth back to the enhancement mode region 
of operation, while maintaining the improved current density, thus ION/IOFF. The gm of the 
dual-gated FETs showed a three times improvement compared with embedded gate FETs. 
The DIBL effect was suppressed by 33% due to the improved gate control afforded by dual 
gates. The fT of dual-gated MoS2 FETs may increase over embedded gate FETs in that its 
gm must improve by only more than double to exceed the doubling of Cox. The high 
frequency performance of dual-gated MoS2 RF FETs warrants further study. 
 77 
Appendix  
A.1 GSG DESIGN RULES AND RF MEASUREMENT SETUP 
The measurement of high frequency devices is a challenge within itself. All of the 
external components and the DUT contribute parasitics which reduce the measurement 
bandwidth. In addition to the de-embedding procedure used to obtain intrinsic device 
characteristic, careful device layout and tool calibration is performed. The Cascade Infinity 
probes used for all high frequency measurements have a set of design rules to ensure 
compatibility. Figure A.1(a,b,c,) show a few of these design rules which dictate the layout 
of the MoS2 RF FETs. Figure A.1(a) defines the minimum pad size and spacing. Figure 
A.1(b) gives a minimum GSG probe lateral spacing while Figure A.1(c) gives a minimum 
transverse spacing. Another consideration is the pitch size of the RF probes. This 
determines how far apart each GSG pad should be placed. All the measurements in this 
study used 100 µm pitch probes, however various probe sizes should not change the 
measured performance. 
Another aspect to the RF measurement is the calibration of the test setup. This is 
accomplished with a short-open-load-thru (SOLT) calibration technique. The accuracy of 
            
  
Figure A.1. (a) GSG minimum pad size and spacings. (b) Lateral space between GSG 
landing zones (c) GSG probe-to-probe minimum separation distance. 
Adapted from [50].  
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the SOLT procedure has a large impact upon the quality of the RF device measurement. 
Great care should be taken during this procedure in the bandwidth of interest. A few 
learnings from this exercise include minimizing the environmental interference with the 
test setup. One example is choosing an environment which has minimum vibrations, which 
contribute to the SOLT error. Repeated calibration cycles may be necessary when the 
SOLT does not produce satisfactory results. If the SOLT continues to produce unacceptable 
results, an open and thru frequency dependent measurement (as opposed to SOLT steps) 
on a sacrificial GSG pattern can give insight into whether DUT measurement is 
appropriate.   
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